From: Stanimir Varbanov <stanimir.varbanov@linaro.org> To: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, Bjorn Helgaas <bhelgaas@google.com> Cc: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>, Russell King <linux@arm.linux.org.uk>, Rob Herring <robh+dt@kernel.org>, Rob Herring <robh@kernel.org>, Mark Rutland <mark.rutland@arm.com>, Pawel Moll <pawel.moll@arm.com>, Ian Campbell <ijc+devicetree@hellion.org.uk>, Arnd Bergmann <arnd@arndb.de>, Jingoo Han <jingoohan1@gmail.com>, Pratyush Anand <pratyush.anand@gmail.com>, Bjorn Andersson <bjorn.andersson@sonymobile.com>, Stanimir Varbanov <stanimir.varbanov@linaro.org> Subject: [PATCH v5 0/5] Qualcomm PCIe driver and designware fixes Date: Fri, 18 Dec 2015 14:38:54 +0200 [thread overview] Message-ID: <1450442339-18765-1-git-send-email-stanimir.varbanov@linaro.org> (raw) Hi, I'm sending v5 with following changes: - in 1/5 - replace wmb() call with PCIE_ATU_CR2 register read. - in 3/5 - addressed comments from Born Helgaas about usage of a standard PCI capabilities register names and rename link training function to the way that other Designware based drivers use. - in 5/5 - addressed a comment from Bjorn Andersson about regulator label duplication. Comments are welcome! The previous v4 of the patch set can be found at [1]. regards, Stan [1] https://lkml.org/lkml/2015/12/3/370 Stanimir Varbanov (5): PCI: designware: ensure ATU is enabled before IO/conf space accesses DT: PCI: qcom: Document PCIe devicetree bindings PCI: qcom: Add Qualcomm PCIe controller driver ARM: dts: apq8064: add pcie devicetree node ARM: dts: ifc6410: enable pcie dt node for this board .../devicetree/bindings/pci/qcom,pcie.txt | 233 ++++++++ MAINTAINERS | 7 + arch/arm/boot/dts/qcom-apq8064-ifc6410.dts | 26 + arch/arm/boot/dts/qcom-apq8064.dtsi | 36 ++ drivers/pci/host/Kconfig | 10 + drivers/pci/host/Makefile | 1 + drivers/pci/host/pcie-designware.c | 7 + drivers/pci/host/pcie-qcom.c | 617 ++++++++++++++++++++ 8 files changed, 937 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/qcom,pcie.txt create mode 100644 drivers/pci/host/pcie-qcom.c -- 1.7.9.5
WARNING: multiple messages have this Message-ID (diff)
From: stanimir.varbanov@linaro.org (Stanimir Varbanov) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 0/5] Qualcomm PCIe driver and designware fixes Date: Fri, 18 Dec 2015 14:38:54 +0200 [thread overview] Message-ID: <1450442339-18765-1-git-send-email-stanimir.varbanov@linaro.org> (raw) Hi, I'm sending v5 with following changes: - in 1/5 - replace wmb() call with PCIE_ATU_CR2 register read. - in 3/5 - addressed comments from Born Helgaas about usage of a standard PCI capabilities register names and rename link training function to the way that other Designware based drivers use. - in 5/5 - addressed a comment from Bjorn Andersson about regulator label duplication. Comments are welcome! The previous v4 of the patch set can be found at [1]. regards, Stan [1] https://lkml.org/lkml/2015/12/3/370 Stanimir Varbanov (5): PCI: designware: ensure ATU is enabled before IO/conf space accesses DT: PCI: qcom: Document PCIe devicetree bindings PCI: qcom: Add Qualcomm PCIe controller driver ARM: dts: apq8064: add pcie devicetree node ARM: dts: ifc6410: enable pcie dt node for this board .../devicetree/bindings/pci/qcom,pcie.txt | 233 ++++++++ MAINTAINERS | 7 + arch/arm/boot/dts/qcom-apq8064-ifc6410.dts | 26 + arch/arm/boot/dts/qcom-apq8064.dtsi | 36 ++ drivers/pci/host/Kconfig | 10 + drivers/pci/host/Makefile | 1 + drivers/pci/host/pcie-designware.c | 7 + drivers/pci/host/pcie-qcom.c | 617 ++++++++++++++++++++ 8 files changed, 937 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/qcom,pcie.txt create mode 100644 drivers/pci/host/pcie-qcom.c -- 1.7.9.5
next reply other threads:[~2015-12-18 12:38 UTC|newest] Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-12-18 12:38 Stanimir Varbanov [this message] 2015-12-18 12:38 ` [PATCH v5 0/5] Qualcomm PCIe driver and designware fixes Stanimir Varbanov 2015-12-18 12:38 ` [PATCH v5 1/5] PCI: designware: ensure ATU is enabled before IO/conf space accesses Stanimir Varbanov 2015-12-18 12:38 ` Stanimir Varbanov 2015-12-18 14:41 ` Pratyush Anand 2015-12-18 14:41 ` Pratyush Anand 2015-12-18 14:41 ` Pratyush Anand 2016-01-04 14:31 ` Stanimir Varbanov 2016-01-04 14:31 ` Stanimir Varbanov 2016-01-04 14:31 ` Stanimir Varbanov 2016-01-06 18:20 ` Bjorn Helgaas 2016-01-06 18:20 ` Bjorn Helgaas 2016-01-07 6:33 ` Jisheng Zhang 2016-01-07 6:33 ` Jisheng Zhang 2016-01-07 6:33 ` Jisheng Zhang 2015-12-18 12:38 ` [PATCH v5 2/5] DT: PCI: qcom: Document PCIe devicetree bindings Stanimir Varbanov 2015-12-18 12:38 ` Stanimir Varbanov 2015-12-18 12:38 ` [PATCH v5 3/5] PCI: qcom: Add Qualcomm PCIe controller driver Stanimir Varbanov 2015-12-18 12:38 ` Stanimir Varbanov 2015-12-18 12:38 ` Stanimir Varbanov 2015-12-18 13:44 ` [PATCH] PCI: qcom: fix ptr_ret.cocci warnings kbuild test robot 2015-12-18 13:44 ` kbuild test robot 2015-12-18 13:44 ` kbuild test robot 2015-12-18 13:44 ` [PATCH v5 3/5] PCI: qcom: Add Qualcomm PCIe controller driver kbuild test robot 2015-12-18 13:44 ` kbuild test robot 2015-12-18 13:44 ` kbuild test robot 2015-12-20 23:10 ` Bjorn Andersson 2015-12-20 23:10 ` Bjorn Andersson 2015-12-20 23:10 ` Bjorn Andersson 2015-12-21 23:04 ` Arnd Bergmann 2015-12-21 23:04 ` Arnd Bergmann 2015-12-21 23:04 ` Arnd Bergmann 2015-12-18 12:38 ` [PATCH v5 4/5] ARM: dts: apq8064: add pcie devicetree node Stanimir Varbanov 2015-12-18 12:38 ` Stanimir Varbanov 2015-12-18 12:38 ` [PATCH v5 5/5] ARM: dts: ifc6410: enable pcie dt node for this board Stanimir Varbanov 2015-12-18 12:38 ` Stanimir Varbanov 2016-01-05 21:42 ` [PATCH v5 0/5] Qualcomm PCIe driver and designware fixes Bjorn Helgaas 2016-01-05 21:42 ` Bjorn Helgaas
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1450442339-18765-1-git-send-email-stanimir.varbanov@linaro.org \ --to=stanimir.varbanov@linaro.org \ --cc=arnd@arndb.de \ --cc=bhelgaas@google.com \ --cc=bjorn.andersson@sonymobile.com \ --cc=devicetree@vger.kernel.org \ --cc=ijc+devicetree@hellion.org.uk \ --cc=jingoohan1@gmail.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=linux@arm.linux.org.uk \ --cc=mark.rutland@arm.com \ --cc=pawel.moll@arm.com \ --cc=pratyush.anand@gmail.com \ --cc=robh+dt@kernel.org \ --cc=robh@kernel.org \ --cc=srinivas.kandagatla@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.