From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753029AbcBKDGF (ORCPT ); Wed, 10 Feb 2016 22:06:05 -0500 Received: from mail-db3on0090.outbound.protection.outlook.com ([157.55.234.90]:13063 "EHLO emea01-db3-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751142AbcBKDGD (ORCPT ); Wed, 10 Feb 2016 22:06:03 -0500 Authentication-Results: spf=fail (sender IP is 212.179.42.66) smtp.mailfrom=ezchip.com; linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=ezchip.com; From: Noam Camus To: CC: , , , , , , Noam Camus Subject: [PATCH v4 0/3] Adding NPS400 drivers Date: Thu, 11 Feb 2016 05:02:18 +0200 Message-ID: <1455159741-21722-1-git-send-email-noamc@ezchip.com> X-Mailer: git-send-email 1.7.1 In-Reply-To: <1454775406-25277-1-git-send-email-noamc@ezchip.com> References: <1454775406-25277-1-git-send-email-noamc@ezchip.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-11.0.0.1191-8.000.1202-22124.003 X-TM-AS-Result: No--12.655300-8.000000-31 X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1;DB3FFO11OLC004;1:VkQRX53yAfZEj5Oj1a3o0bVqXnnzpjPOPqeXGI40Ze/q0fNeb+rBBeKZVxk9VEzZmpcTgkA/Ftrah/hgN0xYmOExMDn1blcYLrgbPVMiV55/tb8CtiLoHxaWKjYQGmFHrKReoJ4PxW4Mh8w/bJNc2/pqMUGemjPYRaJHOluo2p4Z+UZKQxD4/L7Ah45xyv9mp8WM4DQNUBOFRx4CVjxFwDdaJR23HdbmhAo8O5A+3VmYROtyZuayJkL9SJQbXOYKYfDOT5p3ZfNU+JU0/LP1KNQ4KksNwOJB/YuyWNxSrVhu4oVIxsfYkfXbc7hgukwtfSo8HVj16CzGDCwYSz0Q9LPfBTJPnDUYh8PgzibzTj5M5uld4PuFAw2M1LDt4aVySUA9O0KHFJYRTV8UR9IPC8zbC/eLa1aHXN31ECEWLuGYlFE+3IR4S1DxJfMhc2BY7V09rfTgVMuncZI+KfKghihr011ndkxutlerN1vURro= X-Forefront-Antispam-Report: CIP:212.179.42.66;CTRY:IL;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(86362001)(85426001)(4001430100002)(87936001)(50226001)(92566002)(4326007)(49486002)(229853001)(2950100001)(5003940100001)(36756003)(105606002)(2351001)(2906002)(106466001)(76176999)(15975445007)(48376002)(33646002)(50986999)(104016004)(77096005)(47776003)(1096002)(5001970100001)(5008740100001)(11100500001)(107886002)(6806005)(19580395003)(19580405001)(189998001)(586003)(110136002)(1220700001);DIR:OUT;SFP:1101;SCL:1;SRVR:DB4PR02MB159;H:ezex10.ezchip.com;FPR:;SPF:Fail;MLV:sfv;MX:1;A:1;LANG:en; X-Microsoft-Exchange-Diagnostics: 1;DB4PR02MB159;2:YKWkHtwzRwj0HX8UOoKrd8IVNcSCrA3iWFbi+Q0oQVEAZ63hoiUsqh54D+9yab6bxbU6Z6AJXLwFwxCxMuoUXliMlKV84KSCPudd7brsStmH4keLYwd55Z4eH8egZQaFtcWZPK9Bdk8QuUA/O8fHLA==;3:IoYsIx8L9fGVCHVs+kt73yvdgchEnZ4R7cxu7DnL3gm8OXl+LBH4+MNuWvFUG2OjcULv2PfIRzKOjejRS34yItI1CQtHAdcXuyTJbXPhHeiMVnAWviu3f6K7KDHXdVILidh67IiEoTE+ohQoJZ9zFVh/SG8JIySNzvmEZmST5rhq57pzrvDKrn0m3pm3tLxbRD14+lfV+iK0WS1V5BeobvRDV116mYt78Gsn4qI0wwY=;25:ZbEzMzWO6zv9ADdc2gYrlLzUIkGe/G2P8a21VhJz4DwzcW+jbQp1TNC17IuVBOPVQGacZTwY7fIeZn42+hxu534nexR13HqMIoo4R95B9KUoEW/2Fea9Woxq7Dnca2q5gUmsj40ywD32hqFqLyRK3M0oqUSmD2QiAGkilNuM0YRv1g5ouqlZ03xTaHhQ0v8zaUT4zlzxMVZ25Gwp8bxciXDGMxrmCq1Z3dg+DCG7y/+pkAvno3xOe1kVwj5ffQ40g6aJ+lOT5a7ljJr+UjJLwcCX2rWmwzVAVQ0gsgMnNophQol8+y5HUYmBudJSczY1;20:MEzKwUB1dghhSRSmn0zlrCpqy1Ae68tUQ0b29mOi48E/OWRqXxhUAQMRkiRk8oLkgkqo3cE0GvDyFo532BZ1pNAUCKrNGLCw3YvB6CaA4bXWvfkw4ACVbrE9KuK1i8g3IanaKJaFYlfFaaiJZ3RtVoZGFYmDv3bxxT4bwXQGvrM= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:DB4PR02MB159; X-MS-Office365-Filtering-Correlation-Id: 0a402d0c-089d-445f-2f46-08d33290441b X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(2401047)(13017025)(13015025)(13018025)(13023025)(13024025)(5005006)(8121501046)(3002001)(10201501046);SRVR:DB4PR02MB159;BCL:0;PCL:0;RULEID:;SRVR:DB4PR02MB159; X-Microsoft-Exchange-Diagnostics: 1;DB4PR02MB159;4:rgAVDqpFmRl4ce9iy4SjeCvbg5+KSUmyv65S6HU/aCVIXceVPZ9kGwxwgq4hxUCRJMkImVrtlD39L324aVvxNsroBbBwxVpn1qP+iN6wbkGsybUcJYlTKVmXqyZg+wwynPACHhIiwj1NoRKVXgVKb3XPSJzR3FSCL5LlRwPWKkHQF0jh9jdTSb6Y79fWL6ow1LHIUdMLtr1zqQhEtBcIiiwASVl0u1WwbkSV+fzeWKUf2hFtRyr2qilJm5cyrWt7NgmfIbSw3EVq/xaznbXiPm52fUZzMO9OBYa2HT177oHtE9z2ig8nCCkeafiurt91869Yk8Bdrz9TtMTRzHefXFNqoFF1OTxRppyZmN4B3xrSyVHe240FZhzJthguIjtxfV9D422zgQmvK3b4TghFkOK9rc0mRbO41Qf62PUQm+/MMiXgx+I9Es2yTvAgnfR1Hop7b5A9dmrHXdtu2bYBgQ== X-Forefront-PRVS: 08497C3D99 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;DB4PR02MB159;23:gEQ3jKJMHkotfAh4cQahXGZTQ3aaguWcJBsOksDce0?= =?us-ascii?Q?10cVpf7mZ2fESdC2hSnu9q3cKagZqPkO+S9b21oGbEcP93SEZvuNHwus3xUP?= =?us-ascii?Q?Pa5NTd+GxA+Vy4LfA0d5P3bFR0pH+reXulIspNALEnY8yKmjhOG37HUwmwrx?= =?us-ascii?Q?B8aAVBJv1/Opn+ieO2pLw6txh/MNg5AWzXpFlkBxr3vECvM61TzPJOV8ZxLP?= =?us-ascii?Q?97CCY3RZ3ctXQ/jtVXxMfAYjrT8R4gnVjPh3hfdSM4uSClfycgZGg52p0WjK?= =?us-ascii?Q?RVCA9EVT8y9yX2+W4ajKjmIjet9aJMWD2ArxoLUR6/BxWOGIbnj+TsWgk4E2?= =?us-ascii?Q?BzOP2rO8p7jLMuOaXq7oS421sJJo1midtOJTANiRm4sgQgNgKZfCxRJemimH?= =?us-ascii?Q?NwYGRz7WDeR729CSoBZAeZBPgelF2M23B/wVK+8Pxk5UdJlCRIWCQSUIT+hU?= =?us-ascii?Q?9IHIDfsxZgPiUlIO8BtRjEsFaqa+zQeA7SKJLd15SbY69DDve/pQhH4FGn4n?= =?us-ascii?Q?KGtuWs6IBqzppuutTNhiM5MabrkCvRCDIZ3LAGca8oI67zc2+JA3SUN8eOxU?= =?us-ascii?Q?5vkgqUm89lJgsvcFPaU48ODn8QW7fvmquGnAJ6rEn7626H2kthIdYGhM5vCq?= =?us-ascii?Q?VewyjG3VmBoU3wjcz9EHxrOzWZ3mwH/d6yhuo51zkqDNyar8P3ijHjnEMoUK?= =?us-ascii?Q?5yrriU22yfVtWvE7UFOhJSAen3c5IukI1F97dFsaimoj+Nb/OJSMABNMggLM?= =?us-ascii?Q?mqx/ZvsCcIvZIe/Nl3hV/cPffLBTH5qBcO76g0yiDtiPC/Jvj1ou9CN9XHle?= =?us-ascii?Q?E3HQsHWOZ5r0k75TILlGJJoK/abCHmMxu4WDhJLj3Y8F5IUJzk1R+tmwtQvJ?= =?us-ascii?Q?vkOJtq331wtWeGULFHbTPCwBqeiJfB5XuByUi5XoVNux0zUvPQ5ySDq6C6oo?= =?us-ascii?Q?pY6Pz0+bCylDX0Fu7EI4sBTwr5SUsl26Zf63mC67Qpz2Mp6bX3YcohGi0oZ6?= =?us-ascii?Q?ygTwhg7j/CAl5lPrTej5NYu/eAXfZTqfjTLjVG4ARxo238SLtANaT1KKFcjr?= =?us-ascii?Q?sgF3pwBQ1qiOjxOm3WnFvcdJIG5xW1h+4Leg+1KwL7KeByAecCEejfbIwYCz?= =?us-ascii?Q?INgmszkP5Ep3uO8/95SLnUkl6xpqpD?= X-Microsoft-Exchange-Diagnostics: 1;DB4PR02MB159;5:Ei2erp4F1Uox0VP73PjwS6TD4FbxWreRvF/Vjhgj3edNu5Vu8GAXi3AgGDsuFVaWCeaFg3ApK70QdTT0/4//EsEeyi/nQZnvFFHSw0LKH9XHmLT1vaeTFrwa4KcM+k6KmApSTVmXH3c7kRR+s/r5hA==;24:zWDUD2dPxBN3Icd62teOgImCpea9kmnOGleiUVjI6dw49SambxqXvXdnShTVhQZVTtRJXjae/ZC6LA6lRSlRiHUHMjVxIwrhxuDTDmtYjjw= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: ezchip.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Feb 2016 03:05:57.3395 (UTC) X-MS-Exchange-CrossTenant-Id: 0fc16e0a-3cd3-4092-8b2f-0a42cff122c3 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0fc16e0a-3cd3-4092-8b2f-0a42cff122c3;Ip=[212.179.42.66];Helo=[ezex10.ezchip.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR02MB159 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Noam Camus Change Log-- v4: clocksource -- Apply all Daniel comments (Thanks) Handle gracefull return and also using clocksoure mmio driver v3: irqchip - Fix ARM build failure by adding missing include of linux/irq.h clocksource -- Avoid 64bit arch's to build driver by adding new dependency !PHYS_ADDR_T_64BIT This is since we use explicit io access of 32 bit. So for test coverage we allow not only build for ARC, but restrict it to 32 bit arch's. irqchip - Apply all Thomas comments (Thank you) v2: Add header file include/soc/nps/common.h. Now to build we do not depend on ARC subtree. General summay: Both drivers are now apart of previous basic patch set of new platform for ARC. The rest is now can be seen at ARC srctree: https://git.kernel.org/cgit/linux/kernel/git/vgupta/arc.git/ Now ARC is supporting DT for clockevents and the interrupt controller ARC uses irq domain handling. Compare to last version now clocksource driver do not include clockevent registration since NPS400 can use ARC generic driver. Compare to last version now irqchip driver sets domain as default since it is the root domain. Also mapping of IPI is done in this driver. Last thing is that drivers can be build cleanly for i386 (still runs only for ARC) Note: in order to build we need to merge drivers into srctree which includes new header: soc/nps/common.h This header is part of patch set applied to ARC srctree. Regards, Noam Camus Noam Camus (3): soc: Support for EZchip SoC clocksource: Add NPS400 timers driver irqchip: add nps Internal and external irqchips .../interrupt-controller/ezchip,nps400-ic.txt | 17 +++ .../bindings/timer/ezchip,nps400-timer.txt | 15 ++ drivers/clocksource/Kconfig | 10 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-nps.c | 80 +++++++++++ drivers/irqchip/Kconfig | 6 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-eznps.c | 145 +++++++++++++++++++ include/soc/nps/common.h | 150 ++++++++++++++++++++ 9 files changed, 425 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt create mode 100644 drivers/clocksource/timer-nps.c create mode 100644 drivers/irqchip/irq-eznps.c create mode 100644 include/soc/nps/common.h From mboxrd@z Thu Jan 1 00:00:00 1970 From: noamc@ezchip.com (Noam Camus) Date: Thu, 11 Feb 2016 05:02:18 +0200 Subject: [PATCH v4 0/3] Adding NPS400 drivers In-Reply-To: <1454775406-25277-1-git-send-email-noamc@ezchip.com> References: <1454775406-25277-1-git-send-email-noamc@ezchip.com> List-ID: Message-ID: <1455159741-21722-1-git-send-email-noamc@ezchip.com> To: linux-snps-arc@lists.infradead.org From: Noam Camus Change Log-- v4: clocksource -- Apply all Daniel comments (Thanks) Handle gracefull return and also using clocksoure mmio driver v3: irqchip - Fix ARM build failure by adding missing include of linux/irq.h clocksource -- Avoid 64bit arch's to build driver by adding new dependency !PHYS_ADDR_T_64BIT This is since we use explicit io access of 32 bit. So for test coverage we allow not only build for ARC, but restrict it to 32 bit arch's. irqchip - Apply all Thomas comments (Thank you) v2: Add header file include/soc/nps/common.h. Now to build we do not depend on ARC subtree. General summay: Both drivers are now apart of previous basic patch set of new platform for ARC. The rest is now can be seen at ARC srctree: https://git.kernel.org/cgit/linux/kernel/git/vgupta/arc.git/ Now ARC is supporting DT for clockevents and the interrupt controller ARC uses irq domain handling. Compare to last version now clocksource driver do not include clockevent registration since NPS400 can use ARC generic driver. Compare to last version now irqchip driver sets domain as default since it is the root domain. Also mapping of IPI is done in this driver. Last thing is that drivers can be build cleanly for i386 (still runs only for ARC) Note: in order to build we need to merge drivers into srctree which includes new header: soc/nps/common.h This header is part of patch set applied to ARC srctree. Regards, Noam Camus Noam Camus (3): soc: Support for EZchip SoC clocksource: Add NPS400 timers driver irqchip: add nps Internal and external irqchips .../interrupt-controller/ezchip,nps400-ic.txt | 17 +++ .../bindings/timer/ezchip,nps400-timer.txt | 15 ++ drivers/clocksource/Kconfig | 10 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-nps.c | 80 +++++++++++ drivers/irqchip/Kconfig | 6 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-eznps.c | 145 +++++++++++++++++++ include/soc/nps/common.h | 150 ++++++++++++++++++++ 9 files changed, 425 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt create mode 100644 drivers/clocksource/timer-nps.c create mode 100644 drivers/irqchip/irq-eznps.c create mode 100644 include/soc/nps/common.h