From mboxrd@z Thu Jan  1 00:00:00 1970
From: Tomi Valkeinen <tomi.valkeinen@ti.com>
Subject: [PATCH 3/4] drm: make drm_atomic_set_mode_prop_for_crtc() more
 reliable
Date: Tue, 31 May 2016 12:17:22 +0300
Message-ID: <1464686243-25418-4-git-send-email-tomi.valkeinen@ti.com>
References: <1464686243-25418-1-git-send-email-tomi.valkeinen@ti.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
Received: from comal.ext.ti.com (comal.ext.ti.com [198.47.26.152])
 by gabe.freedesktop.org (Postfix) with ESMTPS id A99B46E346
 for <dri-devel@lists.freedesktop.org>; Tue, 31 May 2016 09:17:44 +0000 (UTC)
In-Reply-To: <1464686243-25418-1-git-send-email-tomi.valkeinen@ti.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: dri-devel@lists.freedesktop.org, Dave Airlie <airlied@gmail.com>, Daniel Vetter <daniel.vetter@ffwll.ch>
Cc: Tomi Valkeinen <tomi.valkeinen@ti.com>
List-Id: dri-devel@lists.freedesktop.org

ZHJtX2F0b21pY19zZXRfbW9kZV9wcm9wX2Zvcl9jcnRjKCkgaGFzIGEgZmV3IGlzc3VlczoKCi0g
aXQgZG9lc24ndCBjbGVhciB0aGUgc3RhdGUtPm1vZGUsIHNvIG9sZCBkYXRhIG1heSBiZSBsZWZ0
IHRoZXJlIHdoZW4gYQogIG5ldyBtb2RlIGlzIHNldC4KLSBpZiBhbiBlcnJvciBoYXBwZW5zLCBz
dGF0ZS0+bW9kZSBpcyBsZWZ0IGluIGEgcGFydGlhbGx5IHVwZGF0ZWQgc3RhdGUuCgpUaGlzIHBh
dGNoIGltcHJvdmVzIHRoZSBzaXR1YXRpb24gYnk6CgotIGJhaWwgb3V0IGVhcmx5IGlmIGJsb2Ig
aXMgb2Ygd3JvbmcgbGVuZ3RoLgotIGNvbnN0cnVjdCBkcm1fZGlzcGxheV9tb2RlIGZpcnN0IGlu
IGFuIGluaXRpYWxpemVkIGxvY2FsIHZhcmlhYmxlLCBhbmQKICBjb3B5IGl0IHRvIHN0YXRlLT5t
b2RlIG9ubHkgd2hlbiB3ZSBrbm93IHRoZSBjYWxsIGhhcyBzdWNjZWVkZWQuCgpTaWduZWQtb2Zm
LWJ5OiBUb21pIFZhbGtlaW5lbiA8dG9taS52YWxrZWluZW5AdGkuY29tPgotLS0KIGRyaXZlcnMv
Z3B1L2RybS9kcm1fYXRvbWljLmMgfCAxNiArKysrKysrKysrKystLS0tCiAxIGZpbGUgY2hhbmdl
ZCwgMTIgaW5zZXJ0aW9ucygrKSwgNCBkZWxldGlvbnMoLSkKCmRpZmYgLS1naXQgYS9kcml2ZXJz
L2dwdS9kcm0vZHJtX2F0b21pYy5jIGIvZHJpdmVycy9ncHUvZHJtL2RybV9hdG9taWMuYwppbmRl
eCAzZmYxZWQ3YjMzZGIuLjViZmVjYjJiYmVkZiAxMDA2NDQKLS0tIGEvZHJpdmVycy9ncHUvZHJt
L2RybV9hdG9taWMuYworKysgYi9kcml2ZXJzL2dwdS9kcm0vZHJtX2F0b21pYy5jCkBAIC0zNDgs
MTYgKzM0OCwyNCBAQCBpbnQgZHJtX2F0b21pY19zZXRfbW9kZV9wcm9wX2Zvcl9jcnRjKHN0cnVj
dCBkcm1fY3J0Y19zdGF0ZSAqc3RhdGUsCiAJaWYgKGJsb2IgPT0gc3RhdGUtPm1vZGVfYmxvYikK
IAkJcmV0dXJuIDA7CiAKKwlpZiAoYmxvYiAmJiBibG9iLT5sZW5ndGggIT0gc2l6ZW9mKHN0cnVj
dCBkcm1fbW9kZV9tb2RlaW5mbykpCisJCXJldHVybiAtRUlOVkFMOworCiAJZHJtX3Byb3BlcnR5
X3VucmVmZXJlbmNlX2Jsb2Ioc3RhdGUtPm1vZGVfYmxvYik7CiAJc3RhdGUtPm1vZGVfYmxvYiA9
IE5VTEw7CiAKIAlpZiAoYmxvYikgewotCQlpZiAoYmxvYi0+bGVuZ3RoICE9IHNpemVvZihzdHJ1
Y3QgZHJtX21vZGVfbW9kZWluZm8pIHx8Ci0JCSAgICBkcm1fbW9kZV9jb252ZXJ0X3Vtb2RlKCZz
dGF0ZS0+bW9kZSwKLQkJICAgICAgICAgICAgICAgICAgICAgICAgICAgKGNvbnN0IHN0cnVjdCBk
cm1fbW9kZV9tb2RlaW5mbyAqKQotCQkgICAgICAgICAgICAgICAgICAgICAgICAgICAgYmxvYi0+
ZGF0YSkpCisJCWNvbnN0IHN0cnVjdCBkcm1fbW9kZV9tb2RlaW5mbyAqdW1vZGUgPQorCQkJKGNv
bnN0IHN0cnVjdCBkcm1fbW9kZV9tb2RlaW5mbyAqKWJsb2ItPmRhdGE7CisJCXN0cnVjdCBkcm1f
ZGlzcGxheV9tb2RlIG1vZGU7CisKKwkJbWVtc2V0KCZtb2RlLCAwLCBzaXplb2YobW9kZSkpOwor
CisJCWlmIChkcm1fbW9kZV9jb252ZXJ0X3Vtb2RlKCZtb2RlLCB1bW9kZSkpCiAJCQlyZXR1cm4g
LUVJTlZBTDsKIAorCQlzdGF0ZS0+bW9kZSA9IG1vZGU7CisKIAkJc3RhdGUtPm1vZGVfYmxvYiA9
IGRybV9wcm9wZXJ0eV9yZWZlcmVuY2VfYmxvYihibG9iKTsKIAkJc3RhdGUtPmVuYWJsZSA9IHRy
dWU7CiAJCURSTV9ERUJVR19BVE9NSUMoIlNldCBbTU9ERTolc10gZm9yIENSVEMgc3RhdGUgJXBc
biIsCi0tIAoyLjUuMAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX18KZHJpLWRldmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Au
b3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRl
dmVsCg==