From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753303AbcHADTq (ORCPT ); Sun, 31 Jul 2016 23:19:46 -0400 Received: from mail-by2nam01on0045.outbound.protection.outlook.com ([104.47.34.45]:15936 "EHLO NAM01-BY2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1752183AbcHADTY (ORCPT ); Sun, 31 Jul 2016 23:19:24 -0400 X-Greylist: delayed 850 seconds by postgrey-1.27 at vger.kernel.org; Sun, 31 Jul 2016 23:19:24 EDT Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com;nxp.com; dkim=none (message not signed) header.d=none; From: Zhao Qiang To: CC: , , , , Zhao Qiang Subject: [PATCH v4 1/3] irqchip/qeic: move qeic driver from drivers/soc/fsl/qe Date: Mon, 1 Aug 2016 10:53:18 +0800 Message-ID: <1470020000-12197-1-git-send-email-qiang.zhao@nxp.com> X-Mailer: git-send-email 2.1.0.27.g96db324 X-EOPAttributedMessage: 0 X-Matching-Connectors: 131144942744103892;(91ab9b29-cfa4-454e-5278-08d120cd25b8);() X-Forefront-Antispam-Report: CIP:192.88.168.50;IPV:NLI;CTRY:US;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(7916002)(2980300002)(1110001)(1109001)(339900001)(199003)(189002)(189998001)(110136002)(97736004)(50226002)(47776003)(105606002)(305945005)(87936001)(106466001)(50986999)(356003)(7846002)(2351001)(11100500001)(8666005)(229853001)(5003940100001)(19580395003)(19580405001)(77096005)(85426001)(2906002)(4326007)(33646002)(104016004)(50466002)(68736007)(586003)(92566002)(86362001)(575784001)(36756003)(48376002)(8676002)(81156014)(81166006)(8936002)(7059030)(2004002);DIR:OUT;SFP:1101;SCL:1;SRVR:BN1PR0301MB0690;H:tx30smr01.am.freescale.net;FPR:;SPF:Fail;PTR:InfoDomainNonexistent;A:1;MX:1;LANG:en; X-Microsoft-Exchange-Diagnostics: 1;BY2FFO11OLC004;1:aDHnqwu0+A3CSVbFiJZ7C/eThe535EkYSYtWeYjSA+m9+TMNqHDT90nMetiVS2dmb0uuhyfMESzlnp0fKO6nEpYKW6zrRb+yim2oKe0zFGD5VNZkpiVGbRYEabfoJKs0sSfsmXPMO3BLOOAT4XwMcKsiJHJjCkVthv/Ym8W+5+JGAL7A8BkcLskXEYf4HiVa+a7rv3fLnfSMCwHxZVzFGtYpT2jtBHX5KdqZKkPSnLTFPfz1hQckbEANzy6TSX+etApoc8ixb6sTGehb+MiIN29Oe2W4rC/eMuKnD+V7iB+TxqDod/eByPzQ/EQjfsIEVks/BQxQj+zD7F0MH4mbEZpYb0oAE4QAqJ9IZxNhg7FtfZ046mi9L0YeAukRyHH4wZgWUu0xoAH8tJrB1qV/niFMLFG6wv7S+qp8Y54CbLZJXDyIbV/sixQywsn1FNjf7ExxvWbmnBl8QLA9EQXHibspf2TTJSb/FZ7ASs4Eys2Gr6GP65SJg2eBXN9PZXIPs9NFfn0s2tGbB8htg5lqoFH+X1xKDnOm3HSsixTf1cAiZPb6/gqUmI4ZahHcuRY0ewyq1S9iI+etSg5ty5pmtTzXgR0ccHSbqmndDak21EziQ6JI7n+ampD1+/7P/bRX+p6nnY4N7ZusvJcqCODDViHuSdSarZx2H+B/IUx+gMSD3woVtZxtwSvp6CMieFiiXdsGou5cTY6jemRI+UR6snyAs1fbEIRZx//F7NL4gQM= MIME-Version: 1.0 Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 499d858a-30df-4ded-ebd4-08d3b9b890d0 X-Microsoft-Exchange-Diagnostics: 1;BN1PR0301MB0690;2:1xulcs439wU2UVwT4+w2BsxE+bxcRb2I7Sgx1jtoU0eJ+pVhj2PhQtOk59uN2sAbLq/x3q2JtG425Q2sEjUqe45qUL4ktKzwKLVg3IW/HWF38mgT1Fs31ECSYipIKHEXgTPcdtUiqZTUc84vTFcQ6EC77DswhtgTsnKkVEjPYpJ8Dl3MVEQutUPMvm8hGtPt;3:ruoW1/N25lQIor0FAm6jmONxfixYg/rjsqcSCY+8OfEkhu/v0In5kK4an/X4KjyBpu7MEb3OuAvVPu4uSifQolSFAQgQFmDovgyfIl15EwhBCuTxg79GdFdDWScCw8QlUFxq0GZyM7mAejsvGcxNVbciTfP95V6o9bAa2pOenFmZqK3qaf3KKVvbxi3iCCPOL/PmWfyx4NR8gRG+RqchD7qBsHX/5HycdPdsJTr7Pjo= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN1PR0301MB0690; X-Microsoft-Exchange-Diagnostics: 1;BN1PR0301MB0690;25:LuoH1NxEPjcMjbbKQ03L1L6y+KeElphxQ6EAVhpcGnepXwowCiA8MhMX68+x7Fehrq4sBU5XEMI6zqMPeC/azCIXPref53cYr45OHSDBWLro0O0rAfNmcUoBrtGmoMBIvDM0PVwdH7f7fopgC/0Kfd6VLkWVphw+90wZHMobwHZHOrFGvHW/MS8gMFm7IUARLW7SgBGQcdzSvjbc5W+tPFVTUcjYjfw4LdEAMsWL17dR9LdQF01UEi1mi5ubMvTG6qdR4wcj2JGy9gH/MJ6qDSBVC9ng2lRee1BKKsA/DfU9puZ0sdkn2bi5b8OucAPGn/V0yka3Ag9Cb2oeOap156Q0KQxG10baLpFfHpG5dlEslzIhz2Qe9bYAtm6TajtfsPNui5Di+H3gWd7DJyHU11m+/xW8ORo7MXz1UXsZ0WxkqzFX9iIA3eQypaUhXN8ciGoXp6EPpQ7YMfrH2dnIFwAfcSfGI6WsL23xXO/2xB2YrUvJwQXP4/0aZExKddmCuKksTI5oOP2rwTk9MqzbKf9JdE7yQ93wqlmEorgEwJEy+c1VrljZqY2XFkD0i/HIQOvPqOZ5mlTH9Xnodir2uQY7s7HxQ/Z0ovwiH9SOMOGdAVLWsbTMaU7HaAbb+iRRLEShSM9+H4jJa1SveD/5UeFsj6cQGvKPL7ia+bLhV9PNfcpqMx3mCBmnQJbJzCDGqaniVnGi7O4jZDv62Y2s4NRKe0FFAcUc8iSJ61/eJW4=;31:Kv/bEnwWrPjx+OMhzTun+aHZyDgDlfcnUcweAjSS8Svh7CwgsjksYSpA1mARoZNI0nS7hj0sBDrnjWJE4iRmg7O/3BeUxu8UqUlAlcXlJNZGXVy+kSgExOZbvBDfRiTQNJD0ychZpOctdoVUK+guq++aYkxRVTG2WVx3l/ZzoGne/kHkFBQR9vBWIFnYDMsQs/5bdE01trd41tMf7JHZ4A== X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197)(101931422205132); X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(2401047)(13023025)(13024025)(13015025)(13018025)(13017025)(8121501046)(5005006)(10201501046)(3002001)(6055026);SRVR:BN1PR0301MB0690;BCL:0;PCL:0;RULEID:(400006);SRVR:BN1PR0301MB0690; X-Microsoft-Exchange-Diagnostics: 1;BN1PR0301MB0690;4:Ong91CbEt+JgtiZyntJgbmUGnSLmFVlg3/zJwRsEjsgLwVEFsxmXNmdRigAZ7gfoQALsHIdJFXZav2qhc1c3NiKsEegDgJg9seXtNpw4P1SEQ4+yVU/Q6FpyrGmaya3ZP9mhEWgpgHFwRcgO16NKvorbbjUT+qtR3PXhBJejQ6PL7kA3XCqCS3w3yBcFhix184JEf70VWTEG29WEaKgpEeyjK92ohYIrmhQECiKLe3GeFnziIt1v/+1HIbHFgOAAH95K8Si9mwT6oL7BJMO2nhdIO6cVHVrsXw7pgzuH3HufMZ6b/xsFw3WMBB/vrWXS+Y1Rs8EAsKnAZkIG7u3oNIqqPjYitKEk4gp18DQCgcadReVFSMsbRHPae40yRc131VX5Jqnzs7gieUqkOzflkjg59b1m6Y5dEK0MWLBEUkaNITxDWPwTj72SJ7xF1ps/xZpFCJLHDV1Fk8u70tR5NmxRzPXVTsNgUECPntkAD2AZY7GsXEb6LfkTLMQ/MVdFfgjDUeCF5mPiMk2rqZlR743YEuiGeFl116OR+DWfzupptbqV78q/OXgaYN4Mufrh X-Forefront-PRVS: 0021920B5A X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;BN1PR0301MB0690;23:Wp1hmn0a8NvuDAiNVc2HKWI2Bp72AV/HBt7j39x?= =?us-ascii?Q?8Yg0VFncTmcswA6uiwm+5F2XeqStsW7t5HNC0/8v6cac9CQ+rJcCxCiHOi9H?= =?us-ascii?Q?M7N8W1rAGTnHYKPCh2cEDcS4uyHz93lFJcHuA/BxvQdwmHdaCUOQdp2Ejwrb?= =?us-ascii?Q?WiLZ4Kgc/gzHP3Vp8WUTvu+PfwouF2MY50v0fHQGhidjArLdWjAM5lgnG130?= =?us-ascii?Q?bnCdxvITdA1ZUyePMV9Tq/wqjd5rI1eZ3YuzRtDT2pH26iqWrCTeCM7mMY2u?= =?us-ascii?Q?Wyza4Fwux5eiuhPWkMZJ0QEcdGzwtmghK7YK9OtLEIiIw581zRjzvoFk0Ahs?= =?us-ascii?Q?GFsGHvCZo1mf09lrmJw8S7+5j7+lqXXlvgLJGuqGce2KS7DolMl5zkFAG23R?= =?us-ascii?Q?+g8G88J6iNCQFaRIpr6lQRy/YoNnEecgJXAyUrsomW4e6CkAv3Derw207lNM?= =?us-ascii?Q?eAqTTSo30FDIxLXWPeG3VRbXSLxIqfCApcXI4heF133/Uf30yznwbxf+0MG8?= =?us-ascii?Q?6RlDPlcsm6wn2WdmEpb9v2O0ZGovSuLddAGprvwzuKsls/beqjpv5t6lsowS?= =?us-ascii?Q?BArwhdt2NbQ85ZEH0e51YlWKxjJTe20g9lFU74oGALbilqOBBMi3AK1CXj4Q?= =?us-ascii?Q?rQspYabcKAjQ/qliFYH2XSoXRYsSqKKuCI69E15qyjNOX7gDCkUAuk9uFMgW?= =?us-ascii?Q?UtS739/Dvz3UGKW2rPsKPu79PTEpOw+IkwnhB/l9uqG820nc8yppXNLUTvQj?= =?us-ascii?Q?CZiu0lv/wagcE0c/oQO9ag/Ag0AGxSkxOPdwDKwQ65H4EikoHWTe0r78Z4xw?= =?us-ascii?Q?1dTjvioW04ceh1EVei8Tj2lhgYi/L3OQ51TgjbN9lt/byB/H0B6ejL2jDwqN?= =?us-ascii?Q?aCZc73+kqk8T1VHsouoEHTFTCKLyy/az2rLXa99SNFQKZWxv+tluLhntjHbx?= =?us-ascii?Q?CvmKuzutQO9+K0ZHHcnJZeFIbEOoPwcLu5/rQBbTgh6cSXr1zJIGh0v7o2ir?= =?us-ascii?Q?pmqb3YgzwJ7DZtWEFa39n9tXYvIOgIlg0X0fZI3CgQ7TOKI2H/B6Rkphel2r?= =?us-ascii?Q?h9i3yayDoRKXyZ8ZqnNiy4C4vhKRxLZAyCciJKJLV0KBW0JhsodjdeJr2VWw?= =?us-ascii?Q?E8TZPvhGWk14=3D?= X-Microsoft-Exchange-Diagnostics: 1;BN1PR0301MB0690;6:ni2KVAYqfGBfA2HWGXrjKzJg+0WFreBZnYs/z27naGRvKh8QzVdZWu2rkmVcrgIsBy8xaKM8I4HNuC+Wqn+2DNfwSOIEUaGaPR4E2ysti1Aub6zu56qkZKkdC1vLsAYB9gfga3bVDg5tk/Z7O19M7kxZLMEFgUsHtH70fwWpctjxeDFY1GCP6b+F7ktSc0yYTRwMRHJpHSWXsJVgLzfr5YqUJDtBSk0XGpX/2nkmnNA6ReQN082o3S3i0bbEeknUW/DRt9cgdwWAzAhMr6O2xkegzv1464tRGja8l6Vty+Q=;5:2Elrq/ptM451msrCqzuXIcFzzuEH55IJM6aIhH3ztidH6Y7KUd96rkjPtIEpDV1OSp/ALnf7V9EFMZzyOEAIWi18YxUDOAg8wrM7FtPKDruj0Wgs5ETDp87yzqoKs0rHVinOJBakTa468xEcEx15Y3xsFzbNOZcWClqHx/Km5qk=;24:cBPMp16t5h1m8lumnRJ/t4CE1Sb8sefUfPSFwEIVmiqfNXdzBs1UMJh5yhnUiseLaRV89VpRlsK8vjmzTeoTW28ayg3RnmItPFGTb9FgJWA=;7:3pn2hScaUotLm8FVuxCGdeI+zhYCCiGp4y+hptsTYV/tXUnONu/1GgI3grvVpfHuuwL6DwdBrVYlTHaWOdCTKAld397Dz2xmIheYU3ip270D9Z8bMTvJ+bWxSCiReYRGeEdxXDI9aq/5Us12fmAnAs6m5fDgzPAt0LggyH0SQidW8ahAjU2iNGq2UeMjIkA51JlznRyP9yV15lDDn7uyd6rcXEKKh3+DZCxQ1533MiADubfUpMo0+IvclrxIxRVQ SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Aug 2016 03:04:34.2075 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;Ip=[192.88.168.50];Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1PR0301MB0690 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org move the driver from drivers/soc/fsl/qe to drivers/irqchip, merge qe_ic.h and qe_ic.c into irq-qeic.c. Signed-off-by: Zhao Qiang --- Changes for v2: - modify the subject and commit msg Changes for v3: - merge .h file to .c, rename it with irq-qeic.c Changes for v4: - modify comments drivers/irqchip/Makefile | 1 + drivers/{soc/fsl/qe/qe_ic.c => irqchip/irq-qeic.c} | 95 ++++++++++++++++++- drivers/soc/fsl/qe/Makefile | 2 +- drivers/soc/fsl/qe/qe_ic.h | 103 --------------------- 4 files changed, 94 insertions(+), 107 deletions(-) rename drivers/{soc/fsl/qe/qe_ic.c => irqchip/irq-qeic.c} (85%) delete mode 100644 drivers/soc/fsl/qe/qe_ic.h diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile index 38853a1..846b34e 100644 --- a/drivers/irqchip/Makefile +++ b/drivers/irqchip/Makefile @@ -69,3 +69,4 @@ obj-$(CONFIG_PIC32_EVIC) += irq-pic32-evic.o obj-$(CONFIG_MVEBU_ODMI) += irq-mvebu-odmi.o obj-$(CONFIG_LS_SCFG_MSI) += irq-ls-scfg-msi.o obj-$(CONFIG_EZNPS_GIC) += irq-eznps.o +obj-$(CONFIG_QUICC_ENGINE) += irq-qeic.o diff --git a/drivers/soc/fsl/qe/qe_ic.c b/drivers/irqchip/irq-qeic.c similarity index 85% rename from drivers/soc/fsl/qe/qe_ic.c rename to drivers/irqchip/irq-qeic.c index ec2ca86..48ceded 100644 --- a/drivers/soc/fsl/qe/qe_ic.c +++ b/drivers/irqchip/irq-qeic.c @@ -1,7 +1,7 @@ /* - * arch/powerpc/sysdev/qe_lib/qe_ic.c + * drivers/irqchip/irq-qeic.c * - * Copyright (C) 2006 Freescale Semiconductor, Inc. All rights reserved. + * Copyright (C) 2016 Freescale Semiconductor, Inc. All rights reserved. * * Author: Li Yang * Based on code from Shlomi Gridish @@ -30,7 +30,96 @@ #include #include -#include "qe_ic.h" +#define NR_QE_IC_INTS 64 + +/* QE IC registers offset */ +#define QEIC_CICR 0x00 +#define QEIC_CIVEC 0x04 +#define QEIC_CRIPNR 0x08 +#define QEIC_CIPNR 0x0c +#define QEIC_CIPXCC 0x10 +#define QEIC_CIPYCC 0x14 +#define QEIC_CIPWCC 0x18 +#define QEIC_CIPZCC 0x1c +#define QEIC_CIMR 0x20 +#define QEIC_CRIMR 0x24 +#define QEIC_CICNR 0x28 +#define QEIC_CIPRTA 0x30 +#define QEIC_CIPRTB 0x34 +#define QEIC_CRICR 0x3c +#define QEIC_CHIVEC 0x60 + +/* Interrupt priority registers */ +#define CIPCC_SHIFT_PRI0 29 +#define CIPCC_SHIFT_PRI1 26 +#define CIPCC_SHIFT_PRI2 23 +#define CIPCC_SHIFT_PRI3 20 +#define CIPCC_SHIFT_PRI4 13 +#define CIPCC_SHIFT_PRI5 10 +#define CIPCC_SHIFT_PRI6 7 +#define CIPCC_SHIFT_PRI7 4 + +/* CICR priority modes */ +#define CICR_GWCC 0x00040000 +#define CICR_GXCC 0x00020000 +#define CICR_GYCC 0x00010000 +#define CICR_GZCC 0x00080000 +#define CICR_GRTA 0x00200000 +#define CICR_GRTB 0x00400000 +#define CICR_HPIT_SHIFT 8 +#define CICR_HPIT_MASK 0x00000300 +#define CICR_HP_SHIFT 24 +#define CICR_HP_MASK 0x3f000000 + +/* CICNR */ +#define CICNR_WCC1T_SHIFT 20 +#define CICNR_ZCC1T_SHIFT 28 +#define CICNR_YCC1T_SHIFT 12 +#define CICNR_XCC1T_SHIFT 4 + +/* CRICR */ +#define CRICR_RTA1T_SHIFT 20 +#define CRICR_RTB1T_SHIFT 28 + +/* Signal indicator */ +#define SIGNAL_MASK 3 +#define SIGNAL_HIGH 2 +#define SIGNAL_LOW 0 + +struct qe_ic { + /* Control registers offset */ + volatile u32 __iomem *regs; + + /* The remapper for this QEIC */ + struct irq_domain *irqhost; + + /* The "linux" controller struct */ + struct irq_chip hc_irq; + + /* VIRQ numbers of QE high/low irqs */ + unsigned int virq_high; + unsigned int virq_low; +}; + +/* + * QE interrupt controller internal structure + */ +struct qe_ic_info { + /* location of this source at the QIMR register. */ + u32 mask; + + /* Mask register offset */ + u32 mask_reg; + + /* + * for grouped interrupts sources - the interrupt + * code as appears at the group priority register + */ + u8 pri_code; + + /* Group priority register offset */ + u32 pri_reg; +}; static DEFINE_RAW_SPINLOCK(qe_ic_lock); diff --git a/drivers/soc/fsl/qe/Makefile b/drivers/soc/fsl/qe/Makefile index 2031d38..51e4726 100644 --- a/drivers/soc/fsl/qe/Makefile +++ b/drivers/soc/fsl/qe/Makefile @@ -1,7 +1,7 @@ # # Makefile for the linux ppc-specific parts of QE # -obj-$(CONFIG_QUICC_ENGINE)+= qe.o qe_common.o qe_ic.o qe_io.o +obj-$(CONFIG_QUICC_ENGINE)+= qe.o qe_common.o qe_io.o obj-$(CONFIG_CPM) += qe_common.o obj-$(CONFIG_UCC) += ucc.o obj-$(CONFIG_UCC_SLOW) += ucc_slow.o diff --git a/drivers/soc/fsl/qe/qe_ic.h b/drivers/soc/fsl/qe/qe_ic.h deleted file mode 100644 index 926a2ed..0000000 --- a/drivers/soc/fsl/qe/qe_ic.h +++ /dev/null @@ -1,103 +0,0 @@ -/* - * drivers/soc/fsl/qe/qe_ic.h - * - * QUICC ENGINE Interrupt Controller Header - * - * Copyright (C) 2006 Freescale Semiconductor, Inc. All rights reserved. - * - * Author: Li Yang - * Based on code from Shlomi Gridish - * - * This program is free software; you can redistribute it and/or modify it - * under the terms of the GNU General Public License as published by the - * Free Software Foundation; either version 2 of the License, or (at your - * option) any later version. - */ -#ifndef _POWERPC_SYSDEV_QE_IC_H -#define _POWERPC_SYSDEV_QE_IC_H - -#include - -#define NR_QE_IC_INTS 64 - -/* QE IC registers offset */ -#define QEIC_CICR 0x00 -#define QEIC_CIVEC 0x04 -#define QEIC_CRIPNR 0x08 -#define QEIC_CIPNR 0x0c -#define QEIC_CIPXCC 0x10 -#define QEIC_CIPYCC 0x14 -#define QEIC_CIPWCC 0x18 -#define QEIC_CIPZCC 0x1c -#define QEIC_CIMR 0x20 -#define QEIC_CRIMR 0x24 -#define QEIC_CICNR 0x28 -#define QEIC_CIPRTA 0x30 -#define QEIC_CIPRTB 0x34 -#define QEIC_CRICR 0x3c -#define QEIC_CHIVEC 0x60 - -/* Interrupt priority registers */ -#define CIPCC_SHIFT_PRI0 29 -#define CIPCC_SHIFT_PRI1 26 -#define CIPCC_SHIFT_PRI2 23 -#define CIPCC_SHIFT_PRI3 20 -#define CIPCC_SHIFT_PRI4 13 -#define CIPCC_SHIFT_PRI5 10 -#define CIPCC_SHIFT_PRI6 7 -#define CIPCC_SHIFT_PRI7 4 - -/* CICR priority modes */ -#define CICR_GWCC 0x00040000 -#define CICR_GXCC 0x00020000 -#define CICR_GYCC 0x00010000 -#define CICR_GZCC 0x00080000 -#define CICR_GRTA 0x00200000 -#define CICR_GRTB 0x00400000 -#define CICR_HPIT_SHIFT 8 -#define CICR_HPIT_MASK 0x00000300 -#define CICR_HP_SHIFT 24 -#define CICR_HP_MASK 0x3f000000 - -/* CICNR */ -#define CICNR_WCC1T_SHIFT 20 -#define CICNR_ZCC1T_SHIFT 28 -#define CICNR_YCC1T_SHIFT 12 -#define CICNR_XCC1T_SHIFT 4 - -/* CRICR */ -#define CRICR_RTA1T_SHIFT 20 -#define CRICR_RTB1T_SHIFT 28 - -/* Signal indicator */ -#define SIGNAL_MASK 3 -#define SIGNAL_HIGH 2 -#define SIGNAL_LOW 0 - -struct qe_ic { - /* Control registers offset */ - volatile u32 __iomem *regs; - - /* The remapper for this QEIC */ - struct irq_domain *irqhost; - - /* The "linux" controller struct */ - struct irq_chip hc_irq; - - /* VIRQ numbers of QE high/low irqs */ - unsigned int virq_high; - unsigned int virq_low; -}; - -/* - * QE interrupt controller internal structure - */ -struct qe_ic_info { - u32 mask; /* location of this source at the QIMR register. */ - u32 mask_reg; /* Mask register offset */ - u8 pri_code; /* for grouped interrupts sources - the interrupt - code as appears at the group priority register */ - u32 pri_reg; /* Group priority register offset */ -}; - -#endif /* _POWERPC_SYSDEV_QE_IC_H */ -- 2.1.0.27.g96db324