From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932610AbcJYMeD (ORCPT ); Tue, 25 Oct 2016 08:34:03 -0400 Received: from mail-sn1nam02on0041.outbound.protection.outlook.com ([104.47.36.41]:41696 "EHLO NAM02-SN1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S934133AbcJYMeA (ORCPT ); Tue, 25 Oct 2016 08:34:00 -0400 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com;nxp.com; dkim=none (message not signed) header.d=none; From: Minghuan Lian To: , , CC: Shawn Guo , Marc Zyngier , Rob Herring , Mingkai Hu , Stuart Yoder , Yang-Leo Li , Scott Wood , Minghuan Lian Subject: [PATCH 6/6] arm64: dts: ls1046a: add PCIe dts node Date: Tue, 25 Oct 2016 20:35:45 +0800 Message-ID: <1477398945-22774-6-git-send-email-Minghuan.Lian@nxp.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1477398945-22774-1-git-send-email-Minghuan.Lian@nxp.com> References: <1477398945-22774-1-git-send-email-Minghuan.Lian@nxp.com> X-EOPAttributedMessage: 0 X-Matching-Connectors: 131218724380725377;(91ab9b29-cfa4-454e-5278-08d120cd25b8);() X-Forefront-Antispam-Report: CIP:192.88.168.50;IPV:NLI;CTRY:US;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(7916002)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(305945005)(47776003)(4326007)(586003)(105606002)(68736007)(92566002)(8676002)(81166006)(2950100002)(8666005)(356003)(77096005)(229853001)(85426001)(19580395003)(106466001)(50226002)(8936002)(87936001)(81156014)(19580405001)(97736004)(189998001)(2201001)(11100500001)(86362001)(5003940100001)(48376002)(50466002)(2906002)(5001770100001)(50986999)(7416002)(76176999)(6666003)(626004)(104016004)(7846002)(5660300001)(36756003)(7059030)(2101003);DIR:OUT;SFP:1101;SCL:1;SRVR:SN1PR0301MB1632;H:tx30smr01.am.freescale.net;FPR:;SPF:Fail;PTR:InfoDomainNonexistent;MX:1;A:1;LANG:en; X-Microsoft-Exchange-Diagnostics: 1;BN1BFFO11FD056;1:wAgIhETOamkLWxqFYuxakHyI5pTP44SG3kPz2OKrJjUWAR7iTr5WAf5Zl/TIfaGYtSuNO6KPHWEeNWPxqL1p5Fgpklq7YHQ3cp7wBmd9Sqbdxa6QSBqfYQ1da0ROtsH7zzBZ9NMMSLWtWz1ZNuxarh+sflDH9d+acnVjfdcCUqOMXhvlCw3yATkhpQpyCs/kXM9/V4n9BgmXQQke1FVWbFxTGbdhzoGSBkEtiNCf8/HqTnYmyd7Rvbv+gdWY5NcR7dDLORe0cIXxZOizddknyw2ZD4s3zFfn7KyZkTKxa1gX3TKJzGS0mkq8GbsD3tnIvS65G0oz0eNk47k6aMycoNitxBOctCVKjoNgeD8/MGAPAyxL81btOm9FZEES8XAnxoHEIHlhOORZLwuXZ6edyhrsn4JE9YzEVDAwpdTCvzzoElcM1n85iqtHGsztB/WBxRZCWpRtCGlnCfGjPKIuEb7ZbyKvq5yVSR9HhmnHBSXGbS9VWgoBLABEZwYBFp7NuKHZbtDJ4si6zFaLUTEZRqDw2BagcHG+Fe3rBuQEJ9DujKoxTOYDYNotlhI6mE6+iJlfHfZlvL83ZruojrPsnsgGVkxEG/2nSUZ+HoU4KgjJ0AJoJqbrZwl34/ZzFPFwzldyNoHEX1P35maKysxIK52aSivnXHpiBKSBXqPOvvOW0gutMy6nZ8VCtwkO2qjTPS8GWcfcO96cLgPzJYmry/HL9PQdQDn2F3ijt3QbYmeRyFwW7DKE2abyKMFrqLDF MIME-Version: 1.0 Content-Type: text/plain X-MS-Office365-Filtering-Correlation-Id: 799e34fd-ba93-458d-02e9-08d3fcd330f7 X-Microsoft-Exchange-Diagnostics: 1;SN1PR0301MB1632;2:9o0mRWEF73V7GQ6x1pMWtz4Sx7s/5ttMvlS/o1N2e5BvedPhK/sw6P0z1rSdNIihCoDx+bYfNLPD1i6BG33I1yX9ZrlLPpXselVZNgbB4q9/Qtijv6S7dI2xsgK/yE3RvQa5NMOuP9+m3QyermW0YkDKT2RnBScrKQkQr6fjCwIaiFTe1tBhBTM9NkIJcR9AMABokAvEoR7oSlqC/3aFGQ==;3:9o4cTwOctQbfB1WnQlYQsArENZo18BsUHQdvqH3DKkFhdqNlinCbhyxlysikGp0r5Xj3WMc9t9WvmQGBvt/Oz/GSOvssHS/Uji96NnojhJW7H38dVYC4+Zs3WiB2gI1VqU2aCNbQ5HEnkFZqNhGPR0KR9ehp1C7k7OCxHJI6GNVRMvyuQBeVlDX4RBl7XpfpEwV0YiVTA6tr8tYRI1ccuhahxQGGORKJautfbTMKybtuirS4pIvQ9DJc3+10wTO9 X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:SN1PR0301MB1632; X-Microsoft-Exchange-Diagnostics: 1;SN1PR0301MB1632;25:lAA0402UwFS7qCKa5fmVWbhIr1sQzPemmboEtjAuuude4GNlOFhinbUdR0v+q7JCvU665qZI+iO+MIKUHC54a3KS00kQ67x0V47++0J2V7+RrqSTPrdSW8XpvWJN/RhlAboYKttFxDOzDWJoDKYLZRojTlrp5RCIDhXIBa3cbNRtxHk1XMrS9yMbYL59WQWSIQ3aDSDidZY+a4w8ugNpwxcr5TcqTxDIz6jBkP7kvcUh1bjT/h3PZD6TuLMnzE1K92eha8jfCg8n32u+d73RMroByVJKlcQp5OtHrMBRsSw8VjjqsKhBUdYpRGbaYFD0BIFPtFjINFrVn4vmlfcHbXuopc9kA/4alciYSf/Stw+TGIHiek76xY9z7s/MrkrC7Hp31Rxas/+AgYK6KcoLX7hFr2W1ByIyQ/akiax1Km9EyL449BCZZsbOtW+VoEf6hum8RRH5WKYAok1sEFiWdPLMYep25oxr/eT7HJ5B6BQL2ZAeaz/iFHvWBrjKdJQ2iKVNIzRciHVeV/nuu9f2hIaFr9GJ915gima/tu7AeF2JqkEAdkEP6hGRZRCAVfkXJ0c1sxAIHS+hMlARzbTmjj1dE6U1BzuFZ6KTHhnXfTZIFjI8F/NceGSXOp/MQikkmiPRlwmhwR0qrEE18GKQI0BTTEAC8Br/zwLYHP3uv+dImscmmZsr3X9c95tLCgV1yJFDzy9ugfk6rgbSVzYlnrVljL1IoZe/gZr+z6U1MNKRCf9gkvAcwuls2EaAkyZ+5D9WUlCnFxNsyDqB/U/482TQHnzAaEZEHB/1WnvvZyU= X-Microsoft-Exchange-Diagnostics: 1;SN1PR0301MB1632;31:+0748+nzUwwH72Fu5Ksl1NqKh2tDJOWgazRTrKNfFg0XB+uEZkS/84v4o8K8KYqt4lvw3xBSvgIsnJtWuljiEKPKQlTQwCl0b3RGriVe2IbLKrLk3cR8vxGdUuqiQad97OYxjnQd+PVwavV4njywCmhhsSblxjAKXS+kGSSKn6mFSp6tGAleQIrj0mWKyMcVs/7rAFsUknRL4lxs2u1Fz+EnhmWbMcHMQHB3FzViu/aRDL9pDWUxKlZWD4k8b/1VIrHjPFGPpjy0gkzoJNxeQQ==;4:DoZ7DKfY+PT3m2GhPxZyFARGfe1uE4lWPpks0VDPZ7g8w4l9R9fuxJ+Yyi0fE+KUX9P/UX7uxSuEZRsWk7/BPt9L410WexDxmSZQ8WRrww9oJsFMRfQXSr56nRpUtAQZkdhyqpHglNQJJkZTLcV55zVX9ObJ4xl+70u94OLdF+7257jGuU3UAnIAEXhQYwj3MJae7tKFJ/QpET7mZBa3p719mdfvdwVvMOr80Rc8tWPrVkHILFQXVFig6tUpbJPAZn417oV+Y0YrtE6W3oiqJI4U5gfiq63JCdgSmXpn5NwI5DEw7IvfWQgXXIHKeHX2MBBvhlkmNvcXYrk1v2J1RXnhXr1UusM/6S9eUuSdqXs2BpvmvywZlYRu5H69vir1OfyX4kG2FBEdPou7ynfZRl2jh9r2oelPOuAsMFERo6KVibmQ0MvEMlT3D8ilbVizwlA8XJftws0eI8eklojSecqZ98aEro3WLOfNtb64Jv6Nfq39l0RBEOVK8fVmVlmY8HLvRjObRs4QanbE/O4jWDvlsexpvT4OskpTUd7jNig6gaPZVsq3dBqLDvqGrO4P X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(6040176)(601004)(2401047)(5005006)(8121501046)(13024025)(13023025)(13017025)(13015025)(13018025)(3002001)(10201501046)(6055026);SRVR:SN1PR0301MB1632;BCL:0;PCL:0;RULEID:(400006);SRVR:SN1PR0301MB1632; X-Forefront-PRVS: 01068D0A20 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;SN1PR0301MB1632;23:nFDTGizt9BniZWu7q+0G+bfAGV12PO0lQmqOWcG?= =?us-ascii?Q?SiKNeXdLwY1LFWYnPfPtf05NbUF58QcuNH/UZuFF658gyKUkmnIufQ2C31s5?= =?us-ascii?Q?OUkrSQW5kI7U6W47OcvLRnq/hMhwXoPmVmJzQdBo061gRSBwYiT48nfYHPOf?= =?us-ascii?Q?GxosfqBKCBoQi3GI27RuCpQ0x9j6cIqAHfh+Ue5dpQ1NVs1lijGRX+Mx+DcS?= =?us-ascii?Q?wxz0zEaunnk8vvFat41Sq1AZYDaknqrgVfbv/0lH2EkPEybLkUpPiJPoxpB1?= =?us-ascii?Q?mQ5F8Y3xB4yb/lTfKRO4TnxbvWjg0Av/ivoAHKS7svD8/0M7+i/B17TR0OK6?= =?us-ascii?Q?ZfbpAap+BYFuvemb4hPDIkeRUPUCsJZpBYF2Ot0pVa51Ol0zG8stHpmYcAMh?= =?us-ascii?Q?iPYesjSGBxrE31sF4sxjE2oyeA4jei9ztHt+MCkQmEXQQMWA6M0dxfbEulsw?= =?us-ascii?Q?QOcbzbmSEoy+2tOK4+twHfZd9u9BnTDexP7Py1+tOwz2beaahjUXhpwQH6FA?= =?us-ascii?Q?oG1E89kjDbjHsg8VhmPYRdcJCB2N2dUJARIPb27QvjbF+UpVENBuhv1ZX98r?= =?us-ascii?Q?AV6xncIpzRYc+bRokL3/k07U4DNt9IBZkn/eW4wVazw3PZVfTO2KaJ72OxTB?= =?us-ascii?Q?T9Np5T24FxARw2Qb6bbPaamen+DG4eMguNSpKQmL+Z3dIEUcGteqwGjcYwYX?= =?us-ascii?Q?CpF41hU66cQtUNgmzgKQPLeSWCCssyesPkPjtwIcy82kQ+loCGXl9evkNVZl?= =?us-ascii?Q?daAWD1WqPS539vSu2CXuHo6rZJJpJtjjTVPr58GfhzsM6xiW3JSVrMHIzZH8?= =?us-ascii?Q?+9I6u6a9CY92wr/dRpO0uRydGyWAbtfad9L8cb7cPTFiCYvwhLF5wGlFE7nI?= =?us-ascii?Q?5076JBJIlbJUJDcFsqMV50cJyosF66+4WTkKdgteO6pTX0XumeKYZZ9UigUf?= =?us-ascii?Q?A6Kb/Jdb03AaDOSey/kQAecJOf1qh9XcbbvhiWkcFzGyGMGOmEVHeLtu25+y?= =?us-ascii?Q?4fCEjgtE2AoeKKeRIPT7Utbr2UIiO6dwIBcSt3biOTqqSPa1HoiKUXtU4dhq?= =?us-ascii?Q?ET6s2/+ZxAsV5UtcTwrqT5CRkJmrEUk4g4GbN7fW3nemR/jG3m3wfzMCkA6a?= =?us-ascii?Q?tIVYS7Mgo8j4wJRbUs+vLE0im8VMWMpff4gn5skBnpwufev42IcAO2enpTNQ?= =?us-ascii?Q?PPx4vesLpEOTyiFZ+wUGbOU1BomdyLbKI75/QulnkRRlXZb7lev/RHzXLjw?= =?us-ascii?Q?=3D=3D?= X-Microsoft-Exchange-Diagnostics: 1;SN1PR0301MB1632;6:zko9khj7T6XsJwHoOSMmpuzgtH0RgZRlB3/bHGXJ0nXqqacY0yRUjUZjDZvE9D6JWmtqX4lw60VlbhxVtmk9OGDAht3/7cku8vBE/5PNLryCxAzAascFyMMo6ghJHpT5qwEr49V/qEE4tJ4Q08Ifz2GgoEF9Q+iUsDTfVESzXJf05UWF+HmZVsqjcv1LhRhinJYV3cc3yE19RUuowQO5nytczUvGAw2qqpYKSZbGxqRd2NJ44wrjH+n/RufXnGkCfsOvHEIpJ4WaUXSwiK7SwmNCnYZI+lC5XvLmgI+jNFvK3ErnAQs8uVMqrzDDfpMV;5:UHZ6n0DWT7iEaE7KigoeD+eojxXCRMxh+1zE4pJDnF7FWmPajG0y39fSpgs4rE/QMAIiwDqBGdvz1RAfuqNg6qOamG2zLKgOWgYeiUhXjggJLGXL27ujYbR3UC9OWaEUj/OCnGeE6T29K+pw69nclMQomXloATfr+ZWNJ3gV9Zb7+ckscScCTzqh/uyePOPf;24:VWUs8HgVD8HRJTJtBq1d3SbUWiEY+JQBxwrIwpJOa4nwh3ap2xWX2upPYtpZRpb0IneH72Y0O+CGY0JDoXAJvxECtxEfv5bz1LiCuUaap+o= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1;SN1PR0301MB1632;7:SnVPLPCudogMSoV+zwNMSrFsqPbPuSzWTgHfvfiSTItVP7k/HSVNVhNIPLoeZj8gCfO5lCpLGgr9c0iUuy5mcrgXXgig0o7mFWQHDw1yBKRJMnH+KpVOIzHpgIFlQBwVUCjgp9EZePSMDbVh4CKLv4IItVCTOdXYL7zwzTGs/IUXB3ZX4NKt9f8hlh5+oxbEeaVXx4/HFo7S4qXl4JDUmF3eFHZx5ut32RzzZY1/VqxEkG0d+d8UqG6L5CWWfaTGkoSfxF6+qvTLTNJIpdjW4YNCy+mDiINHhdaR24oO1V+PZJcUM3iKvxpLtaONJQDT4LwrjSexXjhooYA5sVWdMFO/O+mqfZ3F9j9L2oXhAoY= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Oct 2016 12:33:57.6357 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;Ip=[192.88.168.50];Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR0301MB1632 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org LS1046a has three PCIe controllers. Signed-off-by: Minghuan Lian --- arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 66 ++++++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 5509dca..427cba4 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -543,5 +543,71 @@ <0 157 0x4>; }; }; + + pcie@3400000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x40 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 118 0x4>, /* controller interrupt */ + <0 117 0x4>; /* PME interrupt */ + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 110 0x4>; + }; + + pcie@3500000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x48 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 128 0x4>, + <0 127 0x4>; + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 120 0x4>; + }; + + pcie@3600000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ + 0x50 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 162 0x4>, + <0 161 0x4>; + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 154 0x4>; + }; }; }; -- 1.9.1 From mboxrd@z Thu Jan 1 00:00:00 1970 From: Minghuan Lian Subject: [PATCH 6/6] arm64: dts: ls1046a: add PCIe dts node Date: Tue, 25 Oct 2016 20:35:45 +0800 Message-ID: <1477398945-22774-6-git-send-email-Minghuan.Lian@nxp.com> References: <1477398945-22774-1-git-send-email-Minghuan.Lian@nxp.com> Mime-Version: 1.0 Content-Type: text/plain Return-path: In-Reply-To: <1477398945-22774-1-git-send-email-Minghuan.Lian@nxp.com> Sender: linux-kernel-owner@vger.kernel.org To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Cc: Shawn Guo , Marc Zyngier , Rob Herring , Mingkai Hu , Stuart Yoder , Yang-Leo Li , Scott Wood , Minghuan Lian List-Id: devicetree@vger.kernel.org LS1046a has three PCIe controllers. Signed-off-by: Minghuan Lian --- arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 66 ++++++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 5509dca..427cba4 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -543,5 +543,71 @@ <0 157 0x4>; }; }; + + pcie@3400000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x40 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 118 0x4>, /* controller interrupt */ + <0 117 0x4>; /* PME interrupt */ + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 110 0x4>; + }; + + pcie@3500000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x48 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 128 0x4>, + <0 127 0x4>; + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 120 0x4>; + }; + + pcie@3600000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ + 0x50 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 162 0x4>, + <0 161 0x4>; + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 154 0x4>; + }; }; }; -- 1.9.1 From mboxrd@z Thu Jan 1 00:00:00 1970 From: Minghuan.Lian@nxp.com (Minghuan Lian) Date: Tue, 25 Oct 2016 20:35:45 +0800 Subject: [PATCH 6/6] arm64: dts: ls1046a: add PCIe dts node In-Reply-To: <1477398945-22774-1-git-send-email-Minghuan.Lian@nxp.com> References: <1477398945-22774-1-git-send-email-Minghuan.Lian@nxp.com> Message-ID: <1477398945-22774-6-git-send-email-Minghuan.Lian@nxp.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org LS1046a has three PCIe controllers. Signed-off-by: Minghuan Lian --- arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 66 ++++++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi index 5509dca..427cba4 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi @@ -543,5 +543,71 @@ <0 157 0x4>; }; }; + + pcie at 3400000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */ + 0x40 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 118 0x4>, /* controller interrupt */ + <0 117 0x4>; /* PME interrupt */ + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <4>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 110 0x4>; + }; + + pcie at 3500000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */ + 0x48 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 128 0x4>, + <0 127 0x4>; + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 120 0x4>; + }; + + pcie at 3600000 { + compatible = "fsl,ls1046a-pcie", "snps,dw-pcie"; + reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */ + 0x50 0x00000000 0x0 0x00002000>; /* configuration space */ + reg-names = "regs", "config"; + interrupts = <0 162 0x4>, + <0 161 0x4>; + interrupt-names = "aer", "pme"; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + dma-coherent; + num-lanes = <2>; + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ + msi-parent = <&msi>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic 0 154 0x4>; + }; }; }; -- 1.9.1