From: Yongbok Kim <yongbok.kim@imgtec.com>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL v2 0/8] target-mips queue
Date: Wed, 22 Feb 2017 00:21:00 +0000 [thread overview]
Message-ID: <1487722868-9111-1-git-send-email-yongbok.kim@imgtec.com> (raw)
Hi,
This is the v2 of the pull-req for target-mips.
The warning treated as error has been fixed and the file is now isolated for mips64el only.
Boston has further update to have default -drive to if=ide.
Regards,
Yongbok
The following changes since commit 796b288f7be875045670f963ce99991b3c8e96ac:
Merge remote-tracking branch 'remotes/cody/tags/block-pull-request' into staging (2017-02-21 15:48:22 +0000)
are available in the git repository at:
git://github.com/yongbok/upstream-qemu.git tags/mips-20170222
for you to fetch changes up to d3473e147a754e999718bf6fcb015d9978c6a1ee:
hw/mips: MIPS Boston board support (2017-02-21 23:49:30 +0000)
----------------------------------------------------------------
MIPS patches 2017-02-22
Changes:
* Add MIPS Boston board support
----------------------------------------------------------------
Paul Burton (8):
hw/mips_cmgcr: allow GCR base to be moved
hw/mips_gictimer: provide API for retrieving frequency
hw/mips_gic: Update pin state on mask changes
target-mips: Provide function to test if a CPU supports an ISA
dtc: Update requirement to v1.4.2
loader: Support Flattened Image Trees (FIT images)
hw: xilinx-pcie: Add support for Xilinx AXI PCIe Controller
hw/mips: MIPS Boston board support
configure | 8 +-
default-configs/mips64el-softmmu.mak | 3 +
dtc | 2 +-
hw/core/Makefile.objs | 1 +
hw/core/loader-fit.c | 325 ++++++++++++++++++++
hw/core/loader.c | 7 +-
hw/intc/mips_gic.c | 56 ++--
hw/mips/Makefile.objs | 1 +
hw/mips/boston.c | 577 +++++++++++++++++++++++++++++++++++
hw/misc/mips_cmgcr.c | 17 ++
hw/pci-host/Makefile.objs | 1 +
hw/pci-host/xilinx-pcie.c | 328 ++++++++++++++++++++
hw/timer/mips_gictimer.c | 5 +
include/hw/loader-fit.h | 41 +++
include/hw/loader.h | 6 +
include/hw/misc/mips_cmgcr.h | 3 +
include/hw/pci-host/xilinx-pcie.h | 68 +++++
include/hw/timer/mips_gictimer.h | 1 +
target/mips/cpu.h | 1 +
target/mips/translate.c | 10 +
20 files changed, 1425 insertions(+), 36 deletions(-)
create mode 100644 hw/core/loader-fit.c
create mode 100644 hw/mips/boston.c
create mode 100644 hw/pci-host/xilinx-pcie.c
create mode 100644 include/hw/loader-fit.h
create mode 100644 include/hw/pci-host/xilinx-pcie.h
--
2.7.4
next reply other threads:[~2017-02-22 0:23 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-02-22 0:21 Yongbok Kim [this message]
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 1/8] hw/mips_cmgcr: allow GCR base to be moved Yongbok Kim
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 2/8] hw/mips_gictimer: provide API for retrieving frequency Yongbok Kim
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 3/8] hw/mips_gic: Update pin state on mask changes Yongbok Kim
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 4/8] target-mips: Provide function to test if a CPU supports an ISA Yongbok Kim
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 5/8] dtc: Update requirement to v1.4.2 Yongbok Kim
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 6/8] loader: Support Flattened Image Trees (FIT images) Yongbok Kim
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 7/8] hw: xilinx-pcie: Add support for Xilinx AXI PCIe Controller Yongbok Kim
2018-06-04 10:29 ` Peter Maydell
2018-06-06 20:23 ` Paul Burton
2018-06-06 21:58 ` Peter Maydell
2017-02-22 0:21 ` [Qemu-devel] [PULL v2 8/8] hw/mips: MIPS Boston board support Yongbok Kim
2017-02-23 18:09 ` Peter Maydell
2017-02-24 0:25 ` Yongbok Kim
2017-02-24 10:13 ` Peter Maydell
2017-02-23 12:46 ` [Qemu-devel] [PULL v2 0/8] target-mips queue Peter Maydell
2017-03-16 15:03 ` Peter Maydell
2017-03-16 16:25 ` Yongbok Kim
2017-03-16 16:28 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1487722868-9111-1-git-send-email-yongbok.kim@imgtec.com \
--to=yongbok.kim@imgtec.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.