[PATCH V1 00/15]: support for spmi_pmic_arb v3/v5 and bug fixes

[Kiran Gunda <kgunda@codeaurora.org>]

This patch series add the support for pmic arbiter hardware v3 and v5
support along with the multiple bug fixes and code cleanup.
	spmi_pmic_arb v3: Added 512 channel support.
	spmi_pmic_arb v5: Register offset changes. 
			  Multiple EEs can write to a single PPID.


Abhijeet Dharmapurikar (12):
  spmi: pmic_arb: block access of invalid read and writes
  spmi: pmic-arb: rename spmi_pmic_arb_dev to spmi_pmic_arb
  spmi: pmic-arb: fix inconsistent use of apid and chan
  spmi: pmic-arb: optimize table lookups
  spmi: pmic-arb: cleanup unrequested irqs
  spmi: pmic-arb: fix missing interrupts
  spmi: pmic-arb: clear the latched status of the interrupt
  spmi: pmic_arb: use appropriate flow handler
  spmi: pmic-arb: check apid enabled before calling the handler
  spmi: pmic_arb: add support for PMIC bus arbiter v3
  spmi-pmic-arb: fix a possible null pointer dereference
  spmi: pmic-arb: instantiate spmi_devices at arch_initcall

David Collins (1):
  spmi: pmic-arb: add support for HW version 5

Kiran Gunda (1):
  spmi: spmi-pmic-arb: enable the SPMI interrupt as a wakeup source

Subbaraman Narayanamurthy (1):
  spmi: pmic-arb: do not ack and clear peripheral interrupts in
    cleanup_irq

 drivers/spmi/spmi-pmic-arb.c | 818 ++++++++++++++++++++++++++++++-------------
 1 file changed, 578 insertions(+), 240 deletions(-)

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation
--