From mboxrd@z Thu Jan  1 00:00:00 1970
From: Dario Faggioli <dario.faggioli@citrix.com>
Subject: Re: RT-Xen on ARM
Date: Wed, 5 Jul 2017 09:33:00 +0200
Message-ID: <1499239980.7486.3.camel@citrix.com>
References: <b6de44dc-d4df-cda4-6a92-f39415bbc54f@epam.com>
Mime-Version: 1.0
Content-Type: multipart/mixed; boundary="===============2129012532992911596=="
Return-path: <xen-devel-bounces@lists.xen.org>
Received: from mail6.bemta6.messagelabs.com ([193.109.254.103])
 by lists.xenproject.org with esmtp (Exim 4.84_2)
 (envelope-from <prvs=352ca2d40=dario.faggioli@citrix.com>)
 id 1dSeoH-0007g5-F8
 for xen-devel@lists.xenproject.org; Wed, 05 Jul 2017 07:33:17 +0000
In-Reply-To: <b6de44dc-d4df-cda4-6a92-f39415bbc54f@epam.com>
List-Unsubscribe: <https://lists.xen.org/cgi-bin/mailman/options/xen-devel>,
 <mailto:xen-devel-request@lists.xen.org?subject=unsubscribe>
List-Post: <mailto:xen-devel@lists.xen.org>
List-Help: <mailto:xen-devel-request@lists.xen.org?subject=help>
List-Subscribe: <https://lists.xen.org/cgi-bin/mailman/listinfo/xen-devel>,
 <mailto:xen-devel-request@lists.xen.org?subject=subscribe>
Errors-To: xen-devel-bounces@lists.xen.org
Sender: "Xen-devel" <xen-devel-bounces@lists.xen.org>
To: Andrii Anisov <andrii_anisov@epam.com>, Meng Xu <mengxu@seas.upenn.edu>
Cc: xen-devel <xen-devel@lists.xenproject.org>
List-Id: xen-devel@lists.xenproject.org

--===============2129012532992911596==
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="=-3uqlEmRM981mUu9dC1K4"

--=-3uqlEmRM981mUu9dC1K4
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

On Mon, 2017-07-03 at 14:03 +0300, Andrii Anisov wrote:
> - root@salvator-x-h3-xt:/scripts# xl sched-rtds -d DomU -v all -p
> 10000=C2=A0
> -b 2500
> =C2=A0=C2=A0=C2=A0(XEN) FLASK: Denying unknown domctl_scheduler_op: 2.
> =C2=A0=C2=A0=C2=A0libxl: error: libxl_sched.c:663:sched_rtds_vcpu_set_all=
: Domain=C2=A0
> 2:Setting vcpu sched rtds: Operation not permitted
> =C2=A0=C2=A0=C2=A0libxl_vcpu_sched_params_set_all failed.
>=20
Mmm... this looks to me to mean that we're missing the XSM/Flask bits
of XEN_DOMCTL_SCHEDOP_putvcpuinfo and XEN_DOMCTL_SCHEDOP_getvcpuinfo.

Meng, can you guys check (e.g., by building a Flask enabled hypervisor
and testing the basic functionalities of RTDS) and, if it actually does
not work, fix this?

It should be ok to test on x86, as I don't think this is something ARM
specific.

Regards,
Dario
--=20
<<This happens because I choose it to happen!>> (Raistlin Majere)
-----------------------------------------------------------------
Dario Faggioli, Ph.D, http://about.me/dario.faggioli
Senior Software Engineer, Citrix Systems R&D Ltd., Cambridge (UK)
--=-3uqlEmRM981mUu9dC1K4
Content-Type: application/pgp-signature; name="signature.asc"
Content-Description: This is a digitally signed message part
Content-Transfer-Encoding: 7bit

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2

iQIcBAABCAAGBQJZXJYtAAoJEBZCeImluHPuBXsQAOiZ5IvI76Hv+kSoazT2H16W
aU1bUoi+yYdyAEUDpXV0+pERmG9ljgDf3VouNrrDfwkHsc1nqsSNs8IiClmnPO6r
BzWCrDrWH9JTDtiWn88Ggu/DEfhDa9fzcoUaVtc8J/10QNhPwUotRaHEP4+8gym3
x6RhaeRKDNPlSjbjMS6NC5x8EcKi0GOXz4cMo3a5oOiCQ2c3vYtKkQrI1cpXsTPI
nOPejk4u+Gx4mue32y9lAQhGcdRMBU8b4AcIGYD26pN7T+TvZXIvjtJe0dEmKxTW
X4OIkxhlD7lCQFVePS4noWzcc8RcSB/2xfgvEoH6MNVsuZvtfjdwgg+4VG1Db5L5
O0eQWUza6yftzrIVQKg07VanaUF+lsz7aHnUvx4HD6iI4mm99sJbbH7C3e2cBRBq
4/IybCPFv5aJTHS5eEzD73xQrwB70e1/cYd2CgpGGaoEFe5VCJtjdncks7NLeFRT
Jqs1JOGbbIXMPh3MZD5kClGJQJCrLwKPj8vnNyoH4o0DP7W7XRgGNDA+5AAX7sjz
sjaQVNpQrdjaHvsJ8PoQ8KaBUM8VVKjwSdxrxaRTvVMrdqV2XH1CQ6TYOVjfWWCL
0ZUc2NVkpaZYyCW58jghbRxRfjwtuhPoWjU2Ze/p1v12Ytc3cz3+eN+SnxnH/q1T
YmA/vaqoQMPbFV2HiwUX
=bo82
-----END PGP SIGNATURE-----

--=-3uqlEmRM981mUu9dC1K4--


--===============2129012532992911596==
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: base64
Content-Disposition: inline

X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KWGVuLWRldmVs
IG1haWxpbmcgbGlzdApYZW4tZGV2ZWxAbGlzdHMueGVuLm9yZwpodHRwczovL2xpc3RzLnhlbi5v
cmcveGVuLWRldmVsCg==

--===============2129012532992911596==--