From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga01.intel.com ([192.55.52.88]:60333 "EHLO mga01.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750938AbeEQTTS (ORCPT ); Thu, 17 May 2018 15:19:18 -0400 Message-ID: <1526586282.17473.177.camel@intel.com> Subject: Re: [Intel-gfx] [PATCH] Revert "drm/i915/edp: Allow alternate fixed mode for eDP if available." From: Dhinakaran Pandiyan Reply-To: dhinakaran.pandiyan@intel.com To: Jani Nikula , intel-gfx@lists.freedesktop.org Cc: Paulo Zanoni , "# v4 . 14+" , Rodrigo Vivi Date: Thu, 17 May 2018 12:44:42 -0700 In-Reply-To: <87po1uzqh5.fsf@intel.com> References: <20180516080110.22770-1-jani.nikula@intel.com> <1526513406.17473.162.camel@intel.com> <87y3gizr48.fsf@intel.com> <87po1uzqh5.fsf@intel.com> Content-Type: text/plain; charset="UTF-8" Mime-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: stable-owner@vger.kernel.org List-ID: On Thu, 2018-05-17 at 10:33 +0300, Jani Nikula wrote: > On Thu, 17 May 2018, Jani Nikula wrote: > > > > On Wed, 16 May 2018, Dhinakaran Pandiyan > .com> wrote: > > > > > > On Wed, 2018-05-16 at 11:01 +0300, Jani Nikula wrote: > > > > > > > > This reverts commit dc911f5bd8aacfcf8aabd5c26c88e04c837a938e. > > > > > > > > Per the report, no matter what display mode you select with > > > > xrandr, > > > > the > > > > i915 driver will always select the alternate fixed mode. For > > > > the > > > > reporter this means that the display will always run at 40Hz > > > > which is > > > > quite annoying. This may be due to the mode comparison. > > > > > > > > But there are some other potential issues. The choice of > > > > alt_fixed_mode > > > > seems dubious. It's the first non-preferred mode, but there are > > > > no > > > > guarantees that the only difference would be refresh rate. > > > > Similarly, > > > > there may be more than one preferred mode in the probed modes > > > > list, > > > > and > > > > the commit changes the preferred mode selection to choose the > > > > last > > > > one > > > > on the list instead of the first. > > > > > > > > (Note that the probed modes list is the raw, unfiltered, > > > > unsorted > > > > list > > > > of modes from drm_add_edid_modes(), not the pretty result after > > > > a > > > > drm_helper_probe_single_connector_modes() call.) > > > > > > > > Finally, we already have eerily similar code in place to find > > > > the > > > > downclock mode for DRRS that seems like could be reused here. > > > > > > > > Back to the drawing board. > > > > > > > > Note: This is a hand-crafted revert due to conflicts. If it > > > > fails to > > > > backport, please just try reverting the original commit > > > > directly. > > > > > > > > Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=105469 > > > > Reported-by: Rune Petersen > > > > Reported-by: Mark Spencer > > > > Fixes: dc911f5bd8aa ("drm/i915/edp: Allow alternate fixed mode > > > > for > > > > eDP if available.") > > > > Cc: Clint Taylor > > > > Cc: David Weinehall > > > > Cc: Rodrigo Vivi > > > > Cc: Paulo Zanoni > > > > Cc: Jani Nikula > > > > Cc: Chris Wilson > > > > Cc: Jim Bride > > > > Cc: Jani Nikula > > > > Cc: Joonas Lahtinen > > > > Cc: intel-gfx@lists.freedesktop.org > > > > Cc: # v4.14+ > > > > Signed-off-by: Jani Nikula > > > > --- > > > >  drivers/gpu/drm/i915/intel_dp.c    | 38 +++++----------------- > > > > ------ > > > > ---------- > > > >  drivers/gpu/drm/i915/intel_drv.h   |  2 -- > > > >  drivers/gpu/drm/i915/intel_dsi.c   |  2 +- > > > >  drivers/gpu/drm/i915/intel_dvo.c   |  2 +- > > > >  drivers/gpu/drm/i915/intel_lvds.c  |  3 +-- > > > >  drivers/gpu/drm/i915/intel_panel.c |  6 ------ > > > >  6 files changed, 8 insertions(+), 45 deletions(-) > > > > > > > > diff --git a/drivers/gpu/drm/i915/intel_dp.c > > > > b/drivers/gpu/drm/i915/intel_dp.c > > > > index dde92e4af5d3..8320f0e8e3be 100644 > > > > --- a/drivers/gpu/drm/i915/intel_dp.c > > > > +++ b/drivers/gpu/drm/i915/intel_dp.c > > > > @@ -1679,23 +1679,6 @@ static int intel_dp_compute_bpp(struct > > > > intel_dp *intel_dp, > > > >   return bpp; > > > >  } > > > >   > > > > -static bool intel_edp_compare_alt_mode(struct drm_display_mode > > > > *m1, > > > > -        struct drm_display_mode > > > > *m2) > > > > -{ > > > > - bool bres = false; > > > > - > > > > - if (m1 && m2) > > > > - bres = (m1->hdisplay == m2->hdisplay && > > > > - m1->hsync_start == m2->hsync_start && > > > > - m1->hsync_end == m2->hsync_end && > > > > - m1->htotal == m2->htotal && > > > > - m1->vdisplay == m2->vdisplay && > > > > - m1->vsync_start == m2->vsync_start && > > > > - m1->vsync_end == m2->vsync_end && > > > > - m1->vtotal == m2->vtotal); > > > > - return bres; > > > > -} > > > > - > > > >  /* Adjust link config limits based on compliance test > > > > requests. */ > > > >  static void > > > >  intel_dp_adjust_compliance_config(struct intel_dp *intel_dp, > > > > @@ -1860,16 +1843,8 @@ intel_dp_compute_config(struct > > > > intel_encoder > > > > *encoder, > > > >   pipe_config->has_audio = intel_conn_state- > > > > > > > > > > force_audio == HDMI_AUDIO_ON; > > > >   > > > >   if (intel_dp_is_edp(intel_dp) && intel_connector- > > > > > > > > > > panel.fixed_mode) { > > > > - struct drm_display_mode *panel_mode = > > > > - intel_connector->panel.alt_fixed_mode; > > > > - struct drm_display_mode *req_mode = > > > > &pipe_config- > > > > > > > > > > base.mode; > > > > - > > > > - if (!intel_edp_compare_alt_mode(req_mode, > > > > panel_mode)) > > > > - panel_mode = intel_connector- > > > > > > > > > > panel.fixed_mode; > > > > - > > > > - drm_mode_debug_printmodeline(panel_mode); > > > > - > > > > - intel_fixed_panel_mode(panel_mode, > > > > adjusted_mode); > > > > + intel_fixed_panel_mode(intel_connector- > > > > > > > > > > panel.fixed_mode, > > > > +        adjusted_mode); > > > >   > > > >   if (INTEL_GEN(dev_priv) >= 9) { > > > >   int ret; > > > > @@ -6159,7 +6134,6 @@ static bool > > > > intel_edp_init_connector(struct > > > > intel_dp *intel_dp, > > > >   struct drm_i915_private *dev_priv = to_i915(dev); > > > >   struct drm_connector *connector = &intel_connector- > > > > >base; > > > >   struct drm_display_mode *fixed_mode = NULL; > > > > - struct drm_display_mode *alt_fixed_mode = NULL; > > > >   struct drm_display_mode *downclock_mode = NULL; > > > >   bool has_dpcd; > > > >   struct drm_display_mode *scan; > > > > @@ -6214,14 +6188,13 @@ static bool > > > > intel_edp_init_connector(struct > > > > intel_dp *intel_dp, > > > >   } > > > >   intel_connector->edid = edid; > > > >   > > > > - /* prefer fixed mode from EDID if available, save an > > > > alt > > > > mode also */ > > > > + /* prefer fixed mode from EDID if available */ > > > >   list_for_each_entry(scan, &connector->probed_modes, > > > > head) { > > > >   if ((scan->type & DRM_MODE_TYPE_PREFERRED)) { > > > >   fixed_mode = drm_mode_duplicate(dev, > > > > scan); > > > >   downclock_mode = intel_dp_drrs_init( > > > >   intel_connecto > > > > r, > > > > fixed_mode); > > > > - } else if (!alt_fixed_mode) { > > > > - alt_fixed_mode = > > > > drm_mode_duplicate(dev, > > > > scan); > > > > + break; > > > If multiple preferred modes are present, we'll now end up calling > > > drrs_init() only for the first. I see that this is what the > > > original > > > code did but this revert does more than removing support for > > > alternate > > > modes. > > It boils down to which preferred mode is *the* preferred mode. I > > think > > the original code was, uh, preferrable. Note that drrs init scans > > the > > entire list of modes again to find the same size mode with the > > lowest > > refresh rate. > Moreover, as you can see, the original alt mode commit had more > subtle > changes than catches the eye, it caused regressions, and I feel > pretty > strongly about getting back to the drawing board and starting over > with > a clean slate than trying to tweak it when we are quite frankly way > overdue with the revert. If after that you think the drrs/downclock > selection needs tweaking, let's do that. Yeah, agreed on starting with a clean slate. The offending commit claims alternate mode was intended to be used for PSR testing. I don't see any psr_basic failures in BAT or any other PSR sub-tests failing on shards, must have been a non-CI machine then. The revert itself looks correct, Reviewed-by: Dhinakaran Pandiyan > > BR, > Jani. > > > > > > > > BR, > > Jani. > > > > > > > > > > > > > > > >   } > > > >   } > > > >   > > > > @@ -6258,8 +6231,7 @@ static bool > > > > intel_edp_init_connector(struct > > > > intel_dp *intel_dp, > > > >         pipe_name(pipe)); > > > >   } > > > >   > > > > - intel_panel_init(&intel_connector->panel, fixed_mode, > > > > alt_fixed_mode, > > > > -  downclock_mode); > > > > + intel_panel_init(&intel_connector->panel, fixed_mode, > > > > downclock_mode); > > > >   intel_connector->panel.backlight.power = > > > > intel_edp_backlight_power; > > > >   intel_panel_setup_backlight(connector, pipe); > > > >   > > > > diff --git a/drivers/gpu/drm/i915/intel_drv.h > > > > b/drivers/gpu/drm/i915/intel_drv.h > > > > index d7dbca1aabff..0361130500a6 100644 > > > > --- a/drivers/gpu/drm/i915/intel_drv.h > > > > +++ b/drivers/gpu/drm/i915/intel_drv.h > > > > @@ -277,7 +277,6 @@ struct intel_encoder { > > > >   > > > >  struct intel_panel { > > > >   struct drm_display_mode *fixed_mode; > > > > - struct drm_display_mode *alt_fixed_mode; > > > >   struct drm_display_mode *downclock_mode; > > > >   > > > >   /* backlight */ > > > > @@ -1850,7 +1849,6 @@ void intel_overlay_reset(struct > > > > drm_i915_private *dev_priv); > > > >  /* intel_panel.c */ > > > >  int intel_panel_init(struct intel_panel *panel, > > > >        struct drm_display_mode *fixed_mode, > > > > -      struct drm_display_mode *alt_fixed_mode, > > > >        struct drm_display_mode *downclock_mode); > > > >  void intel_panel_fini(struct intel_panel *panel); > > > >  void intel_fixed_panel_mode(const struct drm_display_mode > > > > *fixed_mode, > > > > diff --git a/drivers/gpu/drm/i915/intel_dsi.c > > > > b/drivers/gpu/drm/i915/intel_dsi.c > > > > index 51a1d6868b1e..cf39ca90d887 100644 > > > > --- a/drivers/gpu/drm/i915/intel_dsi.c > > > > +++ b/drivers/gpu/drm/i915/intel_dsi.c > > > > @@ -1846,7 +1846,7 @@ void intel_dsi_init(struct > > > > drm_i915_private > > > > *dev_priv) > > > >   connector->display_info.width_mm = fixed_mode- > > > > >width_mm; > > > >   connector->display_info.height_mm = fixed_mode- > > > > >height_mm; > > > >   > > > > - intel_panel_init(&intel_connector->panel, fixed_mode, > > > > NULL, > > > > NULL); > > > > + intel_panel_init(&intel_connector->panel, fixed_mode, > > > > NULL); > > > >   intel_panel_setup_backlight(connector, INVALID_PIPE); > > > >   > > > >   intel_dsi_add_properties(intel_connector); > > > > diff --git a/drivers/gpu/drm/i915/intel_dvo.c > > > > b/drivers/gpu/drm/i915/intel_dvo.c > > > > index eb0c559b2715..a70d767313aa 100644 > > > > --- a/drivers/gpu/drm/i915/intel_dvo.c > > > > +++ b/drivers/gpu/drm/i915/intel_dvo.c > > > > @@ -536,7 +536,7 @@ void intel_dvo_init(struct drm_i915_private > > > > *dev_priv) > > > >    */ > > > >   intel_panel_init(&intel_connector- > > > > >panel, > > > >    intel_dvo_get_current > > > > _mode( > > > > intel_encoder), > > > > -  NULL, NULL); > > > > +  NULL); > > > >   intel_dvo->panel_wants_dither = true; > > > >   } > > > >   > > > > diff --git a/drivers/gpu/drm/i915/intel_lvds.c > > > > b/drivers/gpu/drm/i915/intel_lvds.c > > > > index 8691c86f579c..d8ece907ff54 100644 > > > > --- a/drivers/gpu/drm/i915/intel_lvds.c > > > > +++ b/drivers/gpu/drm/i915/intel_lvds.c > > > > @@ -1140,8 +1140,7 @@ void intel_lvds_init(struct > > > > drm_i915_private > > > > *dev_priv) > > > >  out: > > > >   mutex_unlock(&dev->mode_config.mutex); > > > >   > > > > - intel_panel_init(&intel_connector->panel, fixed_mode, > > > > NULL, > > > > -  downclock_mode); > > > > + intel_panel_init(&intel_connector->panel, fixed_mode, > > > > downclock_mode); > > > >   intel_panel_setup_backlight(connector, INVALID_PIPE); > > > >   > > > >   lvds_encoder->is_dual_link = > > > > compute_is_dual_link_lvds(lvds_encoder); > > > > diff --git a/drivers/gpu/drm/i915/intel_panel.c > > > > b/drivers/gpu/drm/i915/intel_panel.c > > > > index 41d00b1603e3..b443278e569c 100644 > > > > --- a/drivers/gpu/drm/i915/intel_panel.c > > > > +++ b/drivers/gpu/drm/i915/intel_panel.c > > > > @@ -1928,13 +1928,11 @@ intel_panel_init_backlight_funcs(struct > > > > intel_panel *panel) > > > >   > > > >  int intel_panel_init(struct intel_panel *panel, > > > >        struct drm_display_mode *fixed_mode, > > > > -      struct drm_display_mode *alt_fixed_mode, > > > >        struct drm_display_mode *downclock_mode) > > > >  { > > > >   intel_panel_init_backlight_funcs(panel); > > > >   > > > >   panel->fixed_mode = fixed_mode; > > > > - panel->alt_fixed_mode = alt_fixed_mode; > > > >   panel->downclock_mode = downclock_mode; > > > >   > > > >   return 0; > > > > @@ -1948,10 +1946,6 @@ void intel_panel_fini(struct intel_panel > > > > *panel) > > > >   if (panel->fixed_mode) > > > >   drm_mode_destroy(intel_connector->base.dev, > > > > panel- > > > > > > > > > > fixed_mode); > > > >   > > > > - if (panel->alt_fixed_mode) > > > > - drm_mode_destroy(intel_connector->base.dev, > > > > - panel->alt_fixed_mode); > > > > - > > > >   if (panel->downclock_mode) > > > >   drm_mode_destroy(intel_connector->base.dev, > > > >   panel->downclock_mode); From mboxrd@z Thu Jan 1 00:00:00 1970 From: Dhinakaran Pandiyan Subject: Re: [PATCH] Revert "drm/i915/edp: Allow alternate fixed mode for eDP if available." Date: Thu, 17 May 2018 12:44:42 -0700 Message-ID: <1526586282.17473.177.camel@intel.com> References: <20180516080110.22770-1-jani.nikula@intel.com> <1526513406.17473.162.camel@intel.com> <87y3gizr48.fsf@intel.com> <87po1uzqh5.fsf@intel.com> Reply-To: dhinakaran.pandiyan@intel.com Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Received: from mga05.intel.com (mga05.intel.com [192.55.52.43]) by gabe.freedesktop.org (Postfix) with ESMTPS id DCAD36EB4D for ; Thu, 17 May 2018 19:19:18 +0000 (UTC) In-Reply-To: <87po1uzqh5.fsf@intel.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: Jani Nikula , intel-gfx@lists.freedesktop.org Cc: Paulo Zanoni , "# v4 . 14+" , Rodrigo Vivi List-Id: intel-gfx@lists.freedesktop.org T24gVGh1LCAyMDE4LTA1LTE3IGF0IDEwOjMzICswMzAwLCBKYW5pIE5pa3VsYSB3cm90ZToKPiBP biBUaHUsIDE3IE1heSAyMDE4LCBKYW5pIE5pa3VsYSA8amFuaS5uaWt1bGFAaW50ZWwuY29tPiB3 cm90ZToKPiA+IAo+ID4gT24gV2VkLCAxNiBNYXkgMjAxOCwgRGhpbmFrYXJhbiBQYW5kaXlhbiA8 ZGhpbmFrYXJhbi5wYW5kaXlhbkBpbnRlbAo+ID4gLmNvbT4gd3JvdGU6Cj4gPiA+IAo+ID4gPiBP biBXZWQsIDIwMTgtMDUtMTYgYXQgMTE6MDEgKzAzMDAsIEphbmkgTmlrdWxhIHdyb3RlOgo+ID4g PiA+IAo+ID4gPiA+IFRoaXMgcmV2ZXJ0cyBjb21taXQgZGM5MTFmNWJkOGFhY2ZjZjhhYWJkNWMy NmM4OGUwNGM4MzdhOTM4ZS4KPiA+ID4gPiAKPiA+ID4gPiBQZXIgdGhlIHJlcG9ydCwgbm8gbWF0 dGVyIHdoYXQgZGlzcGxheSBtb2RlIHlvdSBzZWxlY3Qgd2l0aAo+ID4gPiA+IHhyYW5kciwKPiA+ ID4gPiB0aGUKPiA+ID4gPiBpOTE1IGRyaXZlciB3aWxsIGFsd2F5cyBzZWxlY3QgdGhlIGFsdGVy bmF0ZSBmaXhlZCBtb2RlLiBGb3IKPiA+ID4gPiB0aGUKPiA+ID4gPiByZXBvcnRlciB0aGlzIG1l YW5zIHRoYXQgdGhlIGRpc3BsYXkgd2lsbCBhbHdheXMgcnVuIGF0IDQwSHoKPiA+ID4gPiB3aGlj aCBpcwo+ID4gPiA+IHF1aXRlIGFubm95aW5nLiBUaGlzIG1heSBiZSBkdWUgdG8gdGhlIG1vZGUg Y29tcGFyaXNvbi4KPiA+ID4gPiAKPiA+ID4gPiBCdXQgdGhlcmUgYXJlIHNvbWUgb3RoZXIgcG90 ZW50aWFsIGlzc3Vlcy4gVGhlIGNob2ljZSBvZgo+ID4gPiA+IGFsdF9maXhlZF9tb2RlCj4gPiA+ ID4gc2VlbXMgZHViaW91cy4gSXQncyB0aGUgZmlyc3Qgbm9uLXByZWZlcnJlZCBtb2RlLCBidXQg dGhlcmUgYXJlCj4gPiA+ID4gbm8KPiA+ID4gPiBndWFyYW50ZWVzIHRoYXQgdGhlIG9ubHkgZGlm ZmVyZW5jZSB3b3VsZCBiZSByZWZyZXNoIHJhdGUuCj4gPiA+ID4gU2ltaWxhcmx5LAo+ID4gPiA+ IHRoZXJlIG1heSBiZSBtb3JlIHRoYW4gb25lIHByZWZlcnJlZCBtb2RlIGluIHRoZSBwcm9iZWQg bW9kZXMKPiA+ID4gPiBsaXN0LAo+ID4gPiA+IGFuZAo+ID4gPiA+IHRoZSBjb21taXQgY2hhbmdl cyB0aGUgcHJlZmVycmVkIG1vZGUgc2VsZWN0aW9uIHRvIGNob29zZSB0aGUKPiA+ID4gPiBsYXN0 Cj4gPiA+ID4gb25lCj4gPiA+ID4gb24gdGhlIGxpc3QgaW5zdGVhZCBvZiB0aGUgZmlyc3QuCj4g PiA+ID4gCj4gPiA+ID4gKE5vdGUgdGhhdCB0aGUgcHJvYmVkIG1vZGVzIGxpc3QgaXMgdGhlIHJh dywgdW5maWx0ZXJlZCwKPiA+ID4gPiB1bnNvcnRlZAo+ID4gPiA+IGxpc3QKPiA+ID4gPiBvZiBt b2RlcyBmcm9tIGRybV9hZGRfZWRpZF9tb2RlcygpLCBub3QgdGhlIHByZXR0eSByZXN1bHQgYWZ0 ZXIKPiA+ID4gPiBhCj4gPiA+ID4gZHJtX2hlbHBlcl9wcm9iZV9zaW5nbGVfY29ubmVjdG9yX21v ZGVzKCkgY2FsbC4pCj4gPiA+ID4gCj4gPiA+ID4gRmluYWxseSwgd2UgYWxyZWFkeSBoYXZlIGVl cmlseSBzaW1pbGFyIGNvZGUgaW4gcGxhY2UgdG8gZmluZAo+ID4gPiA+IHRoZQo+ID4gPiA+IGRv d25jbG9jayBtb2RlIGZvciBEUlJTIHRoYXQgc2VlbXMgbGlrZSBjb3VsZCBiZSByZXVzZWQgaGVy ZS4KPiA+ID4gPiAKPiA+ID4gPiBCYWNrIHRvIHRoZSBkcmF3aW5nIGJvYXJkLgo+ID4gPiA+IAo+ ID4gPiA+IE5vdGU6IFRoaXMgaXMgYSBoYW5kLWNyYWZ0ZWQgcmV2ZXJ0IGR1ZSB0byBjb25mbGlj dHMuIElmIGl0Cj4gPiA+ID4gZmFpbHMgdG8KPiA+ID4gPiBiYWNrcG9ydCwgcGxlYXNlIGp1c3Qg dHJ5IHJldmVydGluZyB0aGUgb3JpZ2luYWwgY29tbWl0Cj4gPiA+ID4gZGlyZWN0bHkuCj4gPiA+ ID4gCj4gPiA+ID4gQnVnemlsbGE6IGh0dHBzOi8vYnVncy5mcmVlZGVza3RvcC5vcmcvc2hvd19i dWcuY2dpP2lkPTEwNTQ2OQo+ID4gPiA+IFJlcG9ydGVkLWJ5OiBSdW5lIFBldGVyc2VuIDxydW5l QG1lZ2FodXJ0cy5kaz4KPiA+ID4gPiBSZXBvcnRlZC1ieTogTWFyayBTcGVuY2VyIDxuN3U0NzIy cjM1QHluemx4LmFub25ib3gubmV0Pgo+ID4gPiA+IEZpeGVzOiBkYzkxMWY1YmQ4YWEgKCJkcm0v aTkxNS9lZHA6IEFsbG93IGFsdGVybmF0ZSBmaXhlZCBtb2RlCj4gPiA+ID4gZm9yCj4gPiA+ID4g ZURQIGlmIGF2YWlsYWJsZS4iKQo+ID4gPiA+IENjOiBDbGludCBUYXlsb3IgPGNsaW50b24uYS50 YXlsb3JAaW50ZWwuY29tPgo+ID4gPiA+IENjOiBEYXZpZCBXZWluZWhhbGwgPGRhdmlkLndlaW5l aGFsbEBsaW51eC5pbnRlbC5jb20+Cj4gPiA+ID4gQ2M6IFJvZHJpZ28gVml2aSA8cm9kcmlnby52 aXZpQGludGVsLmNvbT4KPiA+ID4gPiBDYzogUGF1bG8gWmFub25pIDxwYXVsby5yLnphbm9uaUBp bnRlbC5jb20+Cj4gPiA+ID4gQ2M6IEphbmkgTmlrdWxhIDxqYW5pLm5pa3VsYUBpbnRlbC5jb20+ Cj4gPiA+ID4gQ2M6IENocmlzIFdpbHNvbiA8Y2hyaXNAY2hyaXMtd2lsc29uLmNvLnVrPgo+ID4g PiA+IENjOiBKaW0gQnJpZGUgPGppbS5icmlkZUBsaW51eC5pbnRlbC5jb20+Cj4gPiA+ID4gQ2M6 IEphbmkgTmlrdWxhIDxqYW5pLm5pa3VsYUBsaW51eC5pbnRlbC5jb20+Cj4gPiA+ID4gQ2M6IEpv b25hcyBMYWh0aW5lbiA8am9vbmFzLmxhaHRpbmVuQGxpbnV4LmludGVsLmNvbT4KPiA+ID4gPiBD YzogaW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwo+ID4gPiA+IENjOiA8c3RhYmxlQHZn ZXIua2VybmVsLm9yZz4gIyB2NC4xNCsKPiA+ID4gPiBTaWduZWQtb2ZmLWJ5OiBKYW5pIE5pa3Vs YSA8amFuaS5uaWt1bGFAaW50ZWwuY29tPgo+ID4gPiA+IC0tLQo+ID4gPiA+IMKgZHJpdmVycy9n cHUvZHJtL2k5MTUvaW50ZWxfZHAuY8KgwqDCoMKgfCAzOCArKysrKy0tLS0tLS0tLS0tLS0tLS0t Cj4gPiA+ID4gLS0tLS0tCj4gPiA+ID4gLS0tLS0tLS0tLQo+ID4gPiA+IMKgZHJpdmVycy9ncHUv ZHJtL2k5MTUvaW50ZWxfZHJ2LmjCoMKgwqB8wqDCoDIgLS0KPiA+ID4gPiDCoGRyaXZlcnMvZ3B1 L2RybS9pOTE1L2ludGVsX2RzaS5jwqDCoMKgfMKgwqAyICstCj4gPiA+ID4gwqBkcml2ZXJzL2dw dS9kcm0vaTkxNS9pbnRlbF9kdm8uY8KgwqDCoHzCoMKgMiArLQo+ID4gPiA+IMKgZHJpdmVycy9n cHUvZHJtL2k5MTUvaW50ZWxfbHZkcy5jwqDCoHzCoMKgMyArLS0KPiA+ID4gPiDCoGRyaXZlcnMv Z3B1L2RybS9pOTE1L2ludGVsX3BhbmVsLmMgfMKgwqA2IC0tLS0tLQo+ID4gPiA+IMKgNiBmaWxl cyBjaGFuZ2VkLCA4IGluc2VydGlvbnMoKyksIDQ1IGRlbGV0aW9ucygtKQo+ID4gPiA+IAo+ID4g PiA+IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcC5jCj4gPiA+ID4g Yi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kcC5jCj4gPiA+ID4gaW5kZXggZGRlOTJlNGFm NWQzLi44MzIwZjBlOGUzYmUgMTAwNjQ0Cj4gPiA+ID4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5 MTUvaW50ZWxfZHAuYwo+ID4gPiA+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2Rw LmMKPiA+ID4gPiBAQCAtMTY3OSwyMyArMTY3OSw2IEBAIHN0YXRpYyBpbnQgaW50ZWxfZHBfY29t cHV0ZV9icHAoc3RydWN0Cj4gPiA+ID4gaW50ZWxfZHAgKmludGVsX2RwLAo+ID4gPiA+IMKgCXJl dHVybiBicHA7Cj4gPiA+ID4gwqB9Cj4gPiA+ID4gwqAKPiA+ID4gPiAtc3RhdGljIGJvb2wgaW50 ZWxfZWRwX2NvbXBhcmVfYWx0X21vZGUoc3RydWN0IGRybV9kaXNwbGF5X21vZGUKPiA+ID4gPiAq bTEsCj4gPiA+ID4gLQkJCQnCoMKgwqDCoMKgwqDCoHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlCj4g PiA+ID4gKm0yKQo+ID4gPiA+IC17Cj4gPiA+ID4gLQlib29sIGJyZXMgPSBmYWxzZTsKPiA+ID4g PiAtCj4gPiA+ID4gLQlpZiAobTEgJiYgbTIpCj4gPiA+ID4gLQkJYnJlcyA9IChtMS0+aGRpc3Bs YXkgPT0gbTItPmhkaXNwbGF5ICYmCj4gPiA+ID4gLQkJCW0xLT5oc3luY19zdGFydCA9PSBtMi0+ aHN5bmNfc3RhcnQgJiYKPiA+ID4gPiAtCQkJbTEtPmhzeW5jX2VuZCA9PSBtMi0+aHN5bmNfZW5k ICYmCj4gPiA+ID4gLQkJCW0xLT5odG90YWwgPT0gbTItPmh0b3RhbCAmJgo+ID4gPiA+IC0JCQlt MS0+dmRpc3BsYXkgPT0gbTItPnZkaXNwbGF5ICYmCj4gPiA+ID4gLQkJCW0xLT52c3luY19zdGFy dCA9PSBtMi0+dnN5bmNfc3RhcnQgJiYKPiA+ID4gPiAtCQkJbTEtPnZzeW5jX2VuZCA9PSBtMi0+ dnN5bmNfZW5kICYmCj4gPiA+ID4gLQkJCW0xLT52dG90YWwgPT0gbTItPnZ0b3RhbCk7Cj4gPiA+ ID4gLQlyZXR1cm4gYnJlczsKPiA+ID4gPiAtfQo+ID4gPiA+IC0KPiA+ID4gPiDCoC8qIEFkanVz dCBsaW5rIGNvbmZpZyBsaW1pdHMgYmFzZWQgb24gY29tcGxpYW5jZSB0ZXN0Cj4gPiA+ID4gcmVx dWVzdHMuICovCj4gPiA+ID4gwqBzdGF0aWMgdm9pZAo+ID4gPiA+IMKgaW50ZWxfZHBfYWRqdXN0 X2NvbXBsaWFuY2VfY29uZmlnKHN0cnVjdCBpbnRlbF9kcCAqaW50ZWxfZHAsCj4gPiA+ID4gQEAg LTE4NjAsMTYgKzE4NDMsOCBAQCBpbnRlbF9kcF9jb21wdXRlX2NvbmZpZyhzdHJ1Y3QKPiA+ID4g PiBpbnRlbF9lbmNvZGVyCj4gPiA+ID4gKmVuY29kZXIsCj4gPiA+ID4gwqAJCXBpcGVfY29uZmln LT5oYXNfYXVkaW8gPSBpbnRlbF9jb25uX3N0YXRlLQo+ID4gPiA+ID4gCj4gPiA+ID4gPiBmb3Jj ZV9hdWRpbyA9PSBIRE1JX0FVRElPX09OOwo+ID4gPiA+IMKgCj4gPiA+ID4gwqAJaWYgKGludGVs X2RwX2lzX2VkcChpbnRlbF9kcCkgJiYgaW50ZWxfY29ubmVjdG9yLQo+ID4gPiA+ID4gCj4gPiA+ ID4gPiBwYW5lbC5maXhlZF9tb2RlKSB7Cj4gPiA+ID4gLQkJc3RydWN0IGRybV9kaXNwbGF5X21v ZGUgKnBhbmVsX21vZGUgPQo+ID4gPiA+IC0JCQlpbnRlbF9jb25uZWN0b3ItPnBhbmVsLmFsdF9m aXhlZF9tb2RlOwo+ID4gPiA+IC0JCXN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICpyZXFfbW9kZSA9 Cj4gPiA+ID4gJnBpcGVfY29uZmlnLQo+ID4gPiA+ID4gCj4gPiA+ID4gPiBiYXNlLm1vZGU7Cj4g PiA+ID4gLQo+ID4gPiA+IC0JCWlmICghaW50ZWxfZWRwX2NvbXBhcmVfYWx0X21vZGUocmVxX21v ZGUsCj4gPiA+ID4gcGFuZWxfbW9kZSkpCj4gPiA+ID4gLQkJCXBhbmVsX21vZGUgPSBpbnRlbF9j b25uZWN0b3ItCj4gPiA+ID4gPiAKPiA+ID4gPiA+IHBhbmVsLmZpeGVkX21vZGU7Cj4gPiA+ID4g LQo+ID4gPiA+IC0JCWRybV9tb2RlX2RlYnVnX3ByaW50bW9kZWxpbmUocGFuZWxfbW9kZSk7Cj4g PiA+ID4gLQo+ID4gPiA+IC0JCWludGVsX2ZpeGVkX3BhbmVsX21vZGUocGFuZWxfbW9kZSwKPiA+ ID4gPiBhZGp1c3RlZF9tb2RlKTsKPiA+ID4gPiArCQlpbnRlbF9maXhlZF9wYW5lbF9tb2RlKGlu dGVsX2Nvbm5lY3Rvci0KPiA+ID4gPiA+IAo+ID4gPiA+ID4gcGFuZWwuZml4ZWRfbW9kZSwKPiA+ ID4gPiArCQkJCcKgwqDCoMKgwqDCoMKgYWRqdXN0ZWRfbW9kZSk7Cj4gPiA+ID4gwqAKPiA+ID4g PiDCoAkJaWYgKElOVEVMX0dFTihkZXZfcHJpdikgPj0gOSkgewo+ID4gPiA+IMKgCQkJaW50IHJl dDsKPiA+ID4gPiBAQCAtNjE1OSw3ICs2MTM0LDYgQEAgc3RhdGljIGJvb2wKPiA+ID4gPiBpbnRl bF9lZHBfaW5pdF9jb25uZWN0b3Ioc3RydWN0Cj4gPiA+ID4gaW50ZWxfZHAgKmludGVsX2RwLAo+ ID4gPiA+IMKgCXN0cnVjdCBkcm1faTkxNV9wcml2YXRlICpkZXZfcHJpdiA9IHRvX2k5MTUoZGV2 KTsKPiA+ID4gPiDCoAlzdHJ1Y3QgZHJtX2Nvbm5lY3RvciAqY29ubmVjdG9yID0gJmludGVsX2Nv bm5lY3Rvci0KPiA+ID4gPiA+YmFzZTsKPiA+ID4gPiDCoAlzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9k ZSAqZml4ZWRfbW9kZSA9IE5VTEw7Cj4gPiA+ID4gLQlzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAq YWx0X2ZpeGVkX21vZGUgPSBOVUxMOwo+ID4gPiA+IMKgCXN0cnVjdCBkcm1fZGlzcGxheV9tb2Rl ICpkb3duY2xvY2tfbW9kZSA9IE5VTEw7Cj4gPiA+ID4gwqAJYm9vbCBoYXNfZHBjZDsKPiA+ID4g PiDCoAlzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAqc2NhbjsKPiA+ID4gPiBAQCAtNjIxNCwxNCAr NjE4OCwxMyBAQCBzdGF0aWMgYm9vbAo+ID4gPiA+IGludGVsX2VkcF9pbml0X2Nvbm5lY3Rvcihz dHJ1Y3QKPiA+ID4gPiBpbnRlbF9kcCAqaW50ZWxfZHAsCj4gPiA+ID4gwqAJfQo+ID4gPiA+IMKg CWludGVsX2Nvbm5lY3Rvci0+ZWRpZCA9IGVkaWQ7Cj4gPiA+ID4gwqAKPiA+ID4gPiAtCS8qIHBy ZWZlciBmaXhlZCBtb2RlIGZyb20gRURJRCBpZiBhdmFpbGFibGUsIHNhdmUgYW4KPiA+ID4gPiBh bHQKPiA+ID4gPiBtb2RlIGFsc28gKi8KPiA+ID4gPiArCS8qIHByZWZlciBmaXhlZCBtb2RlIGZy b20gRURJRCBpZiBhdmFpbGFibGUgKi8KPiA+ID4gPiDCoAlsaXN0X2Zvcl9lYWNoX2VudHJ5KHNj YW4sICZjb25uZWN0b3ItPnByb2JlZF9tb2RlcywKPiA+ID4gPiBoZWFkKSB7Cj4gPiA+ID4gwqAJ CWlmICgoc2Nhbi0+dHlwZSAmIERSTV9NT0RFX1RZUEVfUFJFRkVSUkVEKSkgewo+ID4gPiA+IMKg CQkJZml4ZWRfbW9kZSA9IGRybV9tb2RlX2R1cGxpY2F0ZShkZXYsCj4gPiA+ID4gc2Nhbik7Cj4g PiA+ID4gwqAJCQlkb3duY2xvY2tfbW9kZSA9IGludGVsX2RwX2RycnNfaW5pdCgKPiA+ID4gPiDC oAkJCQkJCWludGVsX2Nvbm5lY3RvCj4gPiA+ID4gciwKPiA+ID4gPiBmaXhlZF9tb2RlKTsKPiA+ ID4gPiAtCQl9IGVsc2UgaWYgKCFhbHRfZml4ZWRfbW9kZSkgewo+ID4gPiA+IC0JCQlhbHRfZml4 ZWRfbW9kZSA9Cj4gPiA+ID4gZHJtX21vZGVfZHVwbGljYXRlKGRldiwKPiA+ID4gPiBzY2FuKTsK PiA+ID4gPiArCQkJYnJlYWs7Cj4gPiA+IElmIG11bHRpcGxlIHByZWZlcnJlZCBtb2RlcyBhcmUg cHJlc2VudCwgd2UnbGwgbm93IGVuZCB1cCBjYWxsaW5nCj4gPiA+IGRycnNfaW5pdCgpIG9ubHkg Zm9yIHRoZSBmaXJzdC4gSSBzZWUgdGhhdCB0aGlzIGlzIHdoYXQgdGhlCj4gPiA+IG9yaWdpbmFs Cj4gPiA+IGNvZGUgZGlkIGJ1dCB0aGlzIHJldmVydCBkb2VzIG1vcmUgdGhhbiByZW1vdmluZyBz dXBwb3J0IGZvcgo+ID4gPiBhbHRlcm5hdGUKPiA+ID4gbW9kZXMuCj4gPiBJdCBib2lscyBkb3du IHRvIHdoaWNoIHByZWZlcnJlZCBtb2RlIGlzICp0aGUqIHByZWZlcnJlZCBtb2RlLiBJCj4gPiB0 aGluawo+ID4gdGhlIG9yaWdpbmFsIGNvZGUgd2FzLCB1aCwgcHJlZmVycmFibGUuIE5vdGUgdGhh dCBkcnJzIGluaXQgc2NhbnMKPiA+IHRoZQo+ID4gZW50aXJlIGxpc3Qgb2YgbW9kZXMgYWdhaW4g dG8gZmluZCB0aGUgc2FtZSBzaXplIG1vZGUgd2l0aCB0aGUKPiA+IGxvd2VzdAo+ID4gcmVmcmVz aCByYXRlLgo+IE1vcmVvdmVyLCBhcyB5b3UgY2FuIHNlZSwgdGhlIG9yaWdpbmFsIGFsdCBtb2Rl IGNvbW1pdCBoYWQgbW9yZQo+IHN1YnRsZQo+IGNoYW5nZXMgdGhhbiBjYXRjaGVzIHRoZSBleWUs IGl0IGNhdXNlZCByZWdyZXNzaW9ucywgYW5kIEkgZmVlbAo+IHByZXR0eQo+IHN0cm9uZ2x5IGFi b3V0IGdldHRpbmcgYmFjayB0byB0aGUgZHJhd2luZyBib2FyZCBhbmQgc3RhcnRpbmcgb3Zlcgo+ IHdpdGgKPiBhIGNsZWFuIHNsYXRlIHRoYW4gdHJ5aW5nIHRvIHR3ZWFrIGl0IHdoZW4gd2UgYXJl IHF1aXRlIGZyYW5rbHkgd2F5Cj4gb3ZlcmR1ZSB3aXRoIHRoZSByZXZlcnQuIElmIGFmdGVyIHRo YXQgeW91IHRoaW5rIHRoZSBkcnJzL2Rvd25jbG9jawo+IHNlbGVjdGlvbiBuZWVkcyB0d2Vha2lu ZywgbGV0J3MgZG8gdGhhdC4KClllYWgsIGFncmVlZCBvbiBzdGFydGluZyB3aXRoIGEgY2xlYW4g c2xhdGUuCgpUaGUgb2ZmZW5kaW5nIGNvbW1pdCBjbGFpbXMgYWx0ZXJuYXRlIG1vZGUgd2FzIGlu dGVuZGVkIHRvIGJlIHVzZWQgZm9yClBTUiB0ZXN0aW5nLiBJIGRvbid0IHNlZSBhbnkgcHNyX2Jh c2ljIGZhaWx1cmVzIGluIEJBVCBvciBhbnkgb3RoZXIgUFNSCnN1Yi10ZXN0cyBmYWlsaW5nIG9u IHNoYXJkcywgbXVzdCBoYXZlIGJlZW4gYSBub24tQ0kgbWFjaGluZSB0aGVuLgoKVGhlIHJldmVy dCBpdHNlbGYgbG9va3MgY29ycmVjdCwKUmV2aWV3ZWQtYnk6IERoaW5ha2FyYW4gUGFuZGl5YW4g PGRoaW5ha2FyYW4ucGFuZGl5YW5AaW50ZWwuY29tPgoKPiAKPiBCUiwKPiBKYW5pLgo+IAo+IAo+ ID4gCj4gPiAKPiA+IEJSLAo+ID4gSmFuaS4KPiA+IAo+ID4gPiAKPiA+ID4gCj4gPiA+ID4gCj4g PiA+ID4gwqAJCX0KPiA+ID4gPiDCoAl9Cj4gPiA+ID4gwqAKPiA+ID4gPiBAQCAtNjI1OCw4ICs2 MjMxLDcgQEAgc3RhdGljIGJvb2wKPiA+ID4gPiBpbnRlbF9lZHBfaW5pdF9jb25uZWN0b3Ioc3Ry dWN0Cj4gPiA+ID4gaW50ZWxfZHAgKmludGVsX2RwLAo+ID4gPiA+IMKgCQkJwqDCoMKgwqDCoMKg cGlwZV9uYW1lKHBpcGUpKTsKPiA+ID4gPiDCoAl9Cj4gPiA+ID4gwqAKPiA+ID4gPiAtCWludGVs X3BhbmVsX2luaXQoJmludGVsX2Nvbm5lY3Rvci0+cGFuZWwsIGZpeGVkX21vZGUsCj4gPiA+ID4g YWx0X2ZpeGVkX21vZGUsCj4gPiA+ID4gLQkJCcKgZG93bmNsb2NrX21vZGUpOwo+ID4gPiA+ICsJ aW50ZWxfcGFuZWxfaW5pdCgmaW50ZWxfY29ubmVjdG9yLT5wYW5lbCwgZml4ZWRfbW9kZSwKPiA+ ID4gPiBkb3duY2xvY2tfbW9kZSk7Cj4gPiA+ID4gwqAJaW50ZWxfY29ubmVjdG9yLT5wYW5lbC5i YWNrbGlnaHQucG93ZXIgPQo+ID4gPiA+IGludGVsX2VkcF9iYWNrbGlnaHRfcG93ZXI7Cj4gPiA+ ID4gwqAJaW50ZWxfcGFuZWxfc2V0dXBfYmFja2xpZ2h0KGNvbm5lY3RvciwgcGlwZSk7Cj4gPiA+ ID4gwqAKPiA+ID4gPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHJ2 LmgKPiA+ID4gPiBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2Rydi5oCj4gPiA+ID4gaW5k ZXggZDdkYmNhMWFhYmZmLi4wMzYxMTMwNTAwYTYgMTAwNjQ0Cj4gPiA+ID4gLS0tIGEvZHJpdmVy cy9ncHUvZHJtL2k5MTUvaW50ZWxfZHJ2LmgKPiA+ID4gPiArKysgYi9kcml2ZXJzL2dwdS9kcm0v aTkxNS9pbnRlbF9kcnYuaAo+ID4gPiA+IEBAIC0yNzcsNyArMjc3LDYgQEAgc3RydWN0IGludGVs X2VuY29kZXIgewo+ID4gPiA+IMKgCj4gPiA+ID4gwqBzdHJ1Y3QgaW50ZWxfcGFuZWwgewo+ID4g PiA+IMKgCXN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICpmaXhlZF9tb2RlOwo+ID4gPiA+IC0Jc3Ry dWN0IGRybV9kaXNwbGF5X21vZGUgKmFsdF9maXhlZF9tb2RlOwo+ID4gPiA+IMKgCXN0cnVjdCBk cm1fZGlzcGxheV9tb2RlICpkb3duY2xvY2tfbW9kZTsKPiA+ID4gPiDCoAo+ID4gPiA+IMKgCS8q IGJhY2tsaWdodCAqLwo+ID4gPiA+IEBAIC0xODUwLDcgKzE4NDksNiBAQCB2b2lkIGludGVsX292 ZXJsYXlfcmVzZXQoc3RydWN0Cj4gPiA+ID4gZHJtX2k5MTVfcHJpdmF0ZSAqZGV2X3ByaXYpOwo+ ID4gPiA+IMKgLyogaW50ZWxfcGFuZWwuYyAqLwo+ID4gPiA+IMKgaW50IGludGVsX3BhbmVsX2lu aXQoc3RydWN0IGludGVsX3BhbmVsICpwYW5lbCwKPiA+ID4gPiDCoAkJwqDCoMKgwqDCoHN0cnVj dCBkcm1fZGlzcGxheV9tb2RlICpmaXhlZF9tb2RlLAo+ID4gPiA+IC0JCcKgwqDCoMKgwqBzdHJ1 Y3QgZHJtX2Rpc3BsYXlfbW9kZSAqYWx0X2ZpeGVkX21vZGUsCj4gPiA+ID4gwqAJCcKgwqDCoMKg wqBzdHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAqZG93bmNsb2NrX21vZGUpOwo+ID4gPiA+IMKgdm9p ZCBpbnRlbF9wYW5lbF9maW5pKHN0cnVjdCBpbnRlbF9wYW5lbCAqcGFuZWwpOwo+ID4gPiA+IMKg dm9pZCBpbnRlbF9maXhlZF9wYW5lbF9tb2RlKGNvbnN0IHN0cnVjdCBkcm1fZGlzcGxheV9tb2Rl Cj4gPiA+ID4gKmZpeGVkX21vZGUsCj4gPiA+ID4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2Ry bS9pOTE1L2ludGVsX2RzaS5jCj4gPiA+ID4gYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9k c2kuYwo+ID4gPiA+IGluZGV4IDUxYTFkNjg2OGIxZS4uY2YzOWNhOTBkODg3IDEwMDY0NAo+ID4g PiA+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2RzaS5jCj4gPiA+ID4gKysrIGIv ZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHNpLmMKPiA+ID4gPiBAQCAtMTg0Niw3ICsxODQ2 LDcgQEAgdm9pZCBpbnRlbF9kc2lfaW5pdChzdHJ1Y3QKPiA+ID4gPiBkcm1faTkxNV9wcml2YXRl Cj4gPiA+ID4gKmRldl9wcml2KQo+ID4gPiA+IMKgCWNvbm5lY3Rvci0+ZGlzcGxheV9pbmZvLndp ZHRoX21tID0gZml4ZWRfbW9kZS0KPiA+ID4gPiA+d2lkdGhfbW07Cj4gPiA+ID4gwqAJY29ubmVj dG9yLT5kaXNwbGF5X2luZm8uaGVpZ2h0X21tID0gZml4ZWRfbW9kZS0KPiA+ID4gPiA+aGVpZ2h0 X21tOwo+ID4gPiA+IMKgCj4gPiA+ID4gLQlpbnRlbF9wYW5lbF9pbml0KCZpbnRlbF9jb25uZWN0 b3ItPnBhbmVsLCBmaXhlZF9tb2RlLAo+ID4gPiA+IE5VTEwsCj4gPiA+ID4gTlVMTCk7Cj4gPiA+ ID4gKwlpbnRlbF9wYW5lbF9pbml0KCZpbnRlbF9jb25uZWN0b3ItPnBhbmVsLCBmaXhlZF9tb2Rl LAo+ID4gPiA+IE5VTEwpOwo+ID4gPiA+IMKgCWludGVsX3BhbmVsX3NldHVwX2JhY2tsaWdodChj b25uZWN0b3IsIElOVkFMSURfUElQRSk7Cj4gPiA+ID4gwqAKPiA+ID4gPiDCoAlpbnRlbF9kc2lf YWRkX3Byb3BlcnRpZXMoaW50ZWxfY29ubmVjdG9yKTsKPiA+ID4gPiBkaWZmIC0tZ2l0IGEvZHJp dmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHZvLmMKPiA+ID4gPiBiL2RyaXZlcnMvZ3B1L2RybS9p OTE1L2ludGVsX2R2by5jCj4gPiA+ID4gaW5kZXggZWIwYzU1OWIyNzE1Li5hNzBkNzY3MzEzYWEg MTAwNjQ0Cj4gPiA+ID4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZHZvLmMKPiA+ ID4gPiArKysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9kdm8uYwo+ID4gPiA+IEBAIC01 MzYsNyArNTM2LDcgQEAgdm9pZCBpbnRlbF9kdm9faW5pdChzdHJ1Y3QgZHJtX2k5MTVfcHJpdmF0 ZQo+ID4gPiA+ICpkZXZfcHJpdikKPiA+ID4gPiDCoAkJCcKgKi8KPiA+ID4gPiDCoAkJCWludGVs X3BhbmVsX2luaXQoJmludGVsX2Nvbm5lY3Rvci0KPiA+ID4gPiA+cGFuZWwsCj4gPiA+ID4gwqAJ CQkJCcKgaW50ZWxfZHZvX2dldF9jdXJyZW50Cj4gPiA+ID4gX21vZGUoCj4gPiA+ID4gaW50ZWxf ZW5jb2RlciksCj4gPiA+ID4gLQkJCQkJwqBOVUxMLCBOVUxMKTsKPiA+ID4gPiArCQkJCQnCoE5V TEwpOwo+ID4gPiA+IMKgCQkJaW50ZWxfZHZvLT5wYW5lbF93YW50c19kaXRoZXIgPSB0cnVlOwo+ ID4gPiA+IMKgCQl9Cj4gPiA+ID4gwqAKPiA+ID4gPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUv ZHJtL2k5MTUvaW50ZWxfbHZkcy5jCj4gPiA+ID4gYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRl bF9sdmRzLmMKPiA+ID4gPiBpbmRleCA4NjkxYzg2ZjU3OWMuLmQ4ZWNlOTA3ZmY1NCAxMDA2NDQK PiA+ID4gPiAtLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9sdmRzLmMKPiA+ID4gPiAr KysgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9sdmRzLmMKPiA+ID4gPiBAQCAtMTE0MCw4 ICsxMTQwLDcgQEAgdm9pZCBpbnRlbF9sdmRzX2luaXQoc3RydWN0Cj4gPiA+ID4gZHJtX2k5MTVf cHJpdmF0ZQo+ID4gPiA+ICpkZXZfcHJpdikKPiA+ID4gPiDCoG91dDoKPiA+ID4gPiDCoAltdXRl eF91bmxvY2soJmRldi0+bW9kZV9jb25maWcubXV0ZXgpOwo+ID4gPiA+IMKgCj4gPiA+ID4gLQlp bnRlbF9wYW5lbF9pbml0KCZpbnRlbF9jb25uZWN0b3ItPnBhbmVsLCBmaXhlZF9tb2RlLAo+ID4g PiA+IE5VTEwsCj4gPiA+ID4gLQkJCcKgZG93bmNsb2NrX21vZGUpOwo+ID4gPiA+ICsJaW50ZWxf cGFuZWxfaW5pdCgmaW50ZWxfY29ubmVjdG9yLT5wYW5lbCwgZml4ZWRfbW9kZSwKPiA+ID4gPiBk b3duY2xvY2tfbW9kZSk7Cj4gPiA+ID4gwqAJaW50ZWxfcGFuZWxfc2V0dXBfYmFja2xpZ2h0KGNv bm5lY3RvciwgSU5WQUxJRF9QSVBFKTsKPiA+ID4gPiDCoAo+ID4gPiA+IMKgCWx2ZHNfZW5jb2Rl ci0+aXNfZHVhbF9saW5rID0KPiA+ID4gPiBjb21wdXRlX2lzX2R1YWxfbGlua19sdmRzKGx2ZHNf ZW5jb2Rlcik7Cj4gPiA+ID4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVs X3BhbmVsLmMKPiA+ID4gPiBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3BhbmVsLmMKPiA+ ID4gPiBpbmRleCA0MWQwMGIxNjAzZTMuLmI0NDMyNzhlNTY5YyAxMDA2NDQKPiA+ID4gPiAtLS0g YS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pbnRlbF9wYW5lbC5jCj4gPiA+ID4gKysrIGIvZHJpdmVy cy9ncHUvZHJtL2k5MTUvaW50ZWxfcGFuZWwuYwo+ID4gPiA+IEBAIC0xOTI4LDEzICsxOTI4LDEx IEBAIGludGVsX3BhbmVsX2luaXRfYmFja2xpZ2h0X2Z1bmNzKHN0cnVjdAo+ID4gPiA+IGludGVs X3BhbmVsICpwYW5lbCkKPiA+ID4gPiDCoAo+ID4gPiA+IMKgaW50IGludGVsX3BhbmVsX2luaXQo c3RydWN0IGludGVsX3BhbmVsICpwYW5lbCwKPiA+ID4gPiDCoAkJwqDCoMKgwqDCoHN0cnVjdCBk cm1fZGlzcGxheV9tb2RlICpmaXhlZF9tb2RlLAo+ID4gPiA+IC0JCcKgwqDCoMKgwqBzdHJ1Y3Qg ZHJtX2Rpc3BsYXlfbW9kZSAqYWx0X2ZpeGVkX21vZGUsCj4gPiA+ID4gwqAJCcKgwqDCoMKgwqBz dHJ1Y3QgZHJtX2Rpc3BsYXlfbW9kZSAqZG93bmNsb2NrX21vZGUpCj4gPiA+ID4gwqB7Cj4gPiA+ ID4gwqAJaW50ZWxfcGFuZWxfaW5pdF9iYWNrbGlnaHRfZnVuY3MocGFuZWwpOwo+ID4gPiA+IMKg Cj4gPiA+ID4gwqAJcGFuZWwtPmZpeGVkX21vZGUgPSBmaXhlZF9tb2RlOwo+ID4gPiA+IC0JcGFu ZWwtPmFsdF9maXhlZF9tb2RlID0gYWx0X2ZpeGVkX21vZGU7Cj4gPiA+ID4gwqAJcGFuZWwtPmRv d25jbG9ja19tb2RlID0gZG93bmNsb2NrX21vZGU7Cj4gPiA+ID4gwqAKPiA+ID4gPiDCoAlyZXR1 cm4gMDsKPiA+ID4gPiBAQCAtMTk0OCwxMCArMTk0Niw2IEBAIHZvaWQgaW50ZWxfcGFuZWxfZmlu aShzdHJ1Y3QgaW50ZWxfcGFuZWwKPiA+ID4gPiAqcGFuZWwpCj4gPiA+ID4gwqAJaWYgKHBhbmVs LT5maXhlZF9tb2RlKQo+ID4gPiA+IMKgCQlkcm1fbW9kZV9kZXN0cm95KGludGVsX2Nvbm5lY3Rv ci0+YmFzZS5kZXYsCj4gPiA+ID4gcGFuZWwtCj4gPiA+ID4gPiAKPiA+ID4gPiA+IGZpeGVkX21v ZGUpOwo+ID4gPiA+IMKgCj4gPiA+ID4gLQlpZiAocGFuZWwtPmFsdF9maXhlZF9tb2RlKQo+ID4g PiA+IC0JCWRybV9tb2RlX2Rlc3Ryb3koaW50ZWxfY29ubmVjdG9yLT5iYXNlLmRldiwKPiA+ID4g PiAtCQkJCXBhbmVsLT5hbHRfZml4ZWRfbW9kZSk7Cj4gPiA+ID4gLQo+ID4gPiA+IMKgCWlmIChw YW5lbC0+ZG93bmNsb2NrX21vZGUpCj4gPiA+ID4gwqAJCWRybV9tb2RlX2Rlc3Ryb3koaW50ZWxf Y29ubmVjdG9yLT5iYXNlLmRldiwKPiA+ID4gPiDCoAkJCQlwYW5lbC0+ZG93bmNsb2NrX21vZGUp OwpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1n ZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9s aXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK