From mboxrd@z Thu Jan  1 00:00:00 1970
From: Madhav Chauhan <madhav.chauhan@intel.com>
Subject: [PATCH v4 15/20] drm/i915/icl: Define TA_TIMING_PARAM
 registers
Date: Thu,  5 Jul 2018 19:19:46 +0530
Message-ID: <1530798591-2077-16-git-send-email-madhav.chauhan@intel.com>
References: <1530798591-2077-1-git-send-email-madhav.chauhan@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga05.intel.com (mga05.intel.com [192.55.52.43])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 5D82F6EDCA
 for <intel-gfx@lists.freedesktop.org>; Thu,  5 Jul 2018 13:59:57 +0000 (UTC)
In-Reply-To: <1530798591-2077-1-git-send-email-madhav.chauhan@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: jani.nikula@intel.com, paulo.r.zanoni@intel.com, rodrigo.vivi@intel.com
List-Id: intel-gfx@lists.freedesktop.org

VGhpcyBwYXRjaCBkZWZpbmVzIERTSV9UQV9USU1JTkdfUEFSQU0gYW5kCkRQSFlfVEFfVElNSU5H
X1BBUkFNIHJlZ2lzdGVycyB1c2VkIGluCmRwaHkgcHJvZ3JhbW1pbmcuCgpTaWduZWQtb2ZmLWJ5
OiBNYWRoYXYgQ2hhdWhhbiA8bWFkaGF2LmNoYXVoYW5AaW50ZWwuY29tPgotLS0KIGRyaXZlcnMv
Z3B1L2RybS9pOTE1L2k5MTVfcmVnLmggfCAxNCArKysrKysrKysrKysrKwogMSBmaWxlIGNoYW5n
ZWQsIDE0IGluc2VydGlvbnMoKykKCmRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9p
OTE1X3JlZy5oIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaTkxNV9yZWcuaAppbmRleCA3MmRhYzIx
Li42NDY4NjllIDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X3JlZy5oCisr
KyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfcmVnLmgKQEAgLTEwMDk5LDYgKzEwMDk5LDIw
IEBAIGVudW0gc2tsX3Bvd2VyX2dhdGUgewogI2RlZmluZSAgSFNfRVhJVF9PVkVSUklERQkJKDEg
PDwgNykKICNkZWZpbmUgIEhTX0VYSVRfVElNRSh4KQkJKHggPDwgMCkKIAorI2RlZmluZSBfRFBI
WV9UQV9USU1JTkdfUEFSQU1fMAkJMHgxNjIxODgKKyNkZWZpbmUgX0RQSFlfVEFfVElNSU5HX1BB
UkFNXzEJCTB4NmMxODgKKyNkZWZpbmUgRFBIWV9UQV9USU1JTkdfUEFSQU0ocG9ydCkJX01NSU9f
UE9SVChwb3J0LAlcCisJCQkJCQkgICBfRFBIWV9UQV9USU1JTkdfUEFSQU1fMCxcCisJCQkJCQkg
ICBfRFBIWV9UQV9USU1JTkdfUEFSQU1fMSkKKyNkZWZpbmUgX0RTSV9UQV9USU1JTkdfUEFSQU1f
MAkJMHg2YjA5OAorI2RlZmluZSBfRFNJX1RBX1RJTUlOR19QQVJBTV8xCQkweDZiODk4CisjZGVm
aW5lIERTSV9UQV9USU1JTkdfUEFSQU0ocG9ydCkJX01NSU9fUE9SVChwb3J0LAlcCisJCQkJCQkg
ICBfRFNJX1RBX1RJTUlOR19QQVJBTV8wLFwKKwkJCQkJCSAgIF9EU0lfVEFfVElNSU5HX1BBUkFN
XzEpCisjZGVmaW5lICBUQV9TVVJFX09WRVJSSURFCQkoMSA8PCAzMSkKKyNkZWZpbmUgIFRBX1NV
UkVfVElNRSh4KQkJKHggPDwgMTYpCisjZGVmaW5lICBUQV9TVVJFX1RJTUVfTUFTSwkJKDB4MWYg
PDwgMTYpCisKIC8qIGJpdHMgMzE6MCAqLwogI2RlZmluZSBfTUlQSUFfREJJX0JXX0NUUkwJCShk
ZXZfcHJpdi0+bWlwaV9tbWlvX2Jhc2UgKyAweGIwODQpCiAjZGVmaW5lIF9NSVBJQ19EQklfQldf
Q1RSTAkJKGRldl9wcml2LT5taXBpX21taW9fYmFzZSArIDB4Yjg4NCkKLS0gCjIuNy40CgpfX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpJbnRlbC1nZnggbWFp
bGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5m
cmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1nZngK