From: Anvesh Salveru <anvesh.s@samsung.com>
To: linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Cc: bhelgaas@google.com, gustavo.pimentel@synopsys.com,
jingoohan1@gmail.com, pankaj.dubey@samsung.com,
Anvesh Salveru <anvesh.s@samsung.com>
Subject: [PATCH v2 0/2] Add support to handle ZRX-DC Compliant PHYs
Date: Mon, 28 Oct 2019 17:46:26 +0530 [thread overview]
Message-ID: <1572264988-17455-1-git-send-email-anvesh.s@samsung.com> (raw)
In-Reply-To: CGME20191028121704epcas5p483bf05ccb4cd25b1757cd5645e819d12@epcas5p4.samsung.com
According the PCI Express base specification when PHY does not meet
ZRX-DC specification, after every 100ms timeout the link should
transition to recovery state when the link is in low power states.
Ports that meet the ZRX-DC specification for 2.5 GT/s while in the
L1.Idle state and are therefore not required to implement the 100 ms
timeout and transition to Recovery should avoid implementing it, since
it will reduce the power savings expected from the L1 state.
DesignWare controller provides GEN3_ZRXDC_NONCOMPL field in
GEN3_RELATED_OFF to specify about ZRX-DC compliant PHY.
Anvesh Salveru (2):
dt-bindings: PCI: designware: Add binding for ZRX-DC PHY property
PCI: dwc: Add support to handle ZRX-DC Compliant PHYs
Documentation/devicetree/bindings/pci/designware-pcie.txt | 2 ++
drivers/pci/controller/dwc/pcie-designware.c | 7 +++++++
drivers/pci/controller/dwc/pcie-designware.h | 3 +++
3 files changed, 12 insertions(+)
--
2.17.1
next parent reply other threads:[~2019-10-28 12:17 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <CGME20191028121704epcas5p483bf05ccb4cd25b1757cd5645e819d12@epcas5p4.samsung.com>
2019-10-28 12:16 ` Anvesh Salveru [this message]
[not found] ` <CGME20191028121748epcas5p3054c9583c14a2edde9f725d005895a04@epcas5p3.samsung.com>
2019-10-28 12:16 ` [PATCH v2 1/2] dt-bindings: PCI: designware: Add binding for ZRX-DC PHY property Anvesh Salveru
2019-11-05 21:53 ` Rob Herring
2019-11-06 9:53 ` Andrew Murray
2019-11-08 3:24 ` Pankaj Dubey
2019-11-08 9:55 ` Andrew Murray
2019-11-11 17:52 ` Rob Herring
[not found] ` <CGME20191028121758epcas5p2dda6d0842be32bcab2e6025fac1f3e78@epcas5p2.samsung.com>
2019-10-28 12:16 ` [PATCH v2 2/2] PCI: dwc: Add support to handle ZRX-DC Compliant PHYs Anvesh Salveru
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1572264988-17455-1-git-send-email-anvesh.s@samsung.com \
--to=anvesh.s@samsung.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=jingoohan1@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=pankaj.dubey@samsung.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.