From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4CF28C35640 for ; Fri, 21 Feb 2020 10:12:24 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 20C0B24653 for ; Fri, 21 Feb 2020 10:12:24 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZjpbilcP" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728712AbgBUKMX (ORCPT ); Fri, 21 Feb 2020 05:12:23 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:43041 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728486AbgBUKMU (ORCPT ); Fri, 21 Feb 2020 05:12:20 -0500 X-UUID: 0c24167ae63b4e46ad5a75006e3580ab-20200221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=lyh07rORdyEMmH4qVkXFosUAcAB4Aohej6iysxVm6AY=; b=ZjpbilcPr35xQ4wjjfxsL615+NKCKhoTD4WTehZAfkPD8f65gZFh7cdFNmPIFk0ll1rZf12beMDuZjH1sj9M9nILDdSSgJYlZ7/IltVBVgMshh9JwXPdg9BBh/njxwi+k9/a5XxEfXCkqVmH4ZBHySe+piTOuaMsAVvCuPfQ7qA=; X-UUID: 0c24167ae63b4e46ad5a75006e3580ab-20200221 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1107465619; Fri, 21 Feb 2020 18:12:13 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 18:13:16 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 21 Feb 2020 18:11:53 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , mtk01761 , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Chunfeng Yun , Evan Green , Yong Wu , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , CC: Mediatek WSD Upstream , CC Hwang , Loda Chou Subject: [PATCH v8 2/4] soc: mediatek: add MT6765 scpsys and subdomain support Date: Fri, 21 Feb 2020 18:12:07 +0800 Message-ID: <1582279929-11535-3-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> References: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org RnJvbTogTWFycyBDaGVuZyA8bWFycy5jaGVuZ0BtZWRpYXRlay5jb20+DQoNClRoaXMgYWRkcyBz Y3BzeXMgc3VwcG9ydCBmb3IgTVQ2NzY1DQpBZGQgc3ViZG9tYWluIHN1cHBvcnQgZm9yIE1UNjc2 NToNCmlzcCwgbW0sIGNvbm5zeXMsIG1mZywgYW5kIGNhbS4NCg0KU2lnbmVkLW9mZi1ieTogTWFy cyBDaGVuZyA8bWFycy5jaGVuZ0BtZWRpYXRlay5jb20+DQpTaWduZWQtb2ZmLWJ5OiBPd2VuIENo ZW4gPG93ZW4uY2hlbkBtZWRpYXRlay5jb20+DQpTaWduZWQtb2ZmLWJ5OiBNYWNwYXVsIExpbiA8 bWFjcGF1bC5saW5AbWVkaWF0ZWsuY29tPg0KLS0tDQogZHJpdmVycy9zb2MvbWVkaWF0ZWsvbXRr LXNjcHN5cy5jIHwgIDEzMCArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrDQog MSBmaWxlIGNoYW5nZWQsIDEzMCBpbnNlcnRpb25zKCspDQoNCmRpZmYgLS1naXQgYS9kcml2ZXJz L3NvYy9tZWRpYXRlay9tdGstc2Nwc3lzLmMgYi9kcml2ZXJzL3NvYy9tZWRpYXRlay9tdGstc2Nw c3lzLmMNCmluZGV4IGY2NjlkMzcuLjk5NDBjNmQgMTAwNjQ0DQotLS0gYS9kcml2ZXJzL3NvYy9t ZWRpYXRlay9tdGstc2Nwc3lzLmMNCisrKyBiL2RyaXZlcnMvc29jL21lZGlhdGVrL210ay1zY3Bz eXMuYw0KQEAgLTE1LDYgKzE1LDcgQEANCiANCiAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcG93ZXIv bXQyNzAxLXBvd2VyLmg+DQogI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3Bvd2VyL210MjcxMi1wb3dl ci5oPg0KKyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9wb3dlci9tdDY3NjUtcG93ZXIuaD4NCiAjaW5j bHVkZSA8ZHQtYmluZGluZ3MvcG93ZXIvbXQ2Nzk3LXBvd2VyLmg+DQogI2luY2x1ZGUgPGR0LWJp bmRpbmdzL3Bvd2VyL210NzYyMi1wb3dlci5oPg0KICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9wb3dl ci9tdDc2MjNhLXBvd2VyLmg+DQpAQCAtNzUwLDYgKzc1MSwxMjAgQEAgc3RhdGljIHZvaWQgbXRr X3JlZ2lzdGVyX3Bvd2VyX2RvbWFpbnMoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldiwNCiB9 Ow0KIA0KIC8qDQorICogTVQ2NzY1IHBvd2VyIGRvbWFpbiBzdXBwb3J0DQorICovDQorI2RlZmlu ZSBTUE1fUFdSX1NUQVRVU19NVDY3NjUJCQkweDAxODANCisjZGVmaW5lIFNQTV9QV1JfU1RBVFVT XzJORF9NVDY3NjUJCTB4MDE4NA0KKw0KK3N0YXRpYyBjb25zdCBzdHJ1Y3Qgc2NwX2RvbWFpbl9k YXRhIHNjcF9kb21haW5fZGF0YV9tdDY3NjVbXSA9IHsNCisJW01UNjc2NV9QT1dFUl9ET01BSU5f VkNPREVDXSA9IHsNCisJCS5uYW1lID0gInZjb2RlYyIsDQorCQkuc3RhX21hc2sgPSBCSVQoMjYp LA0KKwkJLmN0bF9vZmZzID0gMHgzMDAsDQorCQkuc3JhbV9wZG5fYml0cyA9IEdFTk1BU0soOCwg OCksDQorCQkuc3JhbV9wZG5fYWNrX2JpdHMgPSBHRU5NQVNLKDEyLCAxMiksDQorCX0sDQorCVtN VDY3NjVfUE9XRVJfRE9NQUlOX0lTUF0gPSB7DQorCQkubmFtZSA9ICJpc3AiLA0KKwkJLnN0YV9t YXNrID0gQklUKDUpLA0KKwkJLmN0bF9vZmZzID0gMHgzMDgsDQorCQkuc3JhbV9wZG5fYml0cyA9 IEdFTk1BU0soOCwgOCksDQorCQkuc3JhbV9wZG5fYWNrX2JpdHMgPSBHRU5NQVNLKDEyLCAxMiks DQorCQkuc3Vic3lzX2Nsa19wcmVmaXggPSAiaXNwIiwNCisJCS5icF90YWJsZSA9IHsNCisJCQlC VVNfUFJPVChJRlJfVFlQRSwgMHgyQTgsIDB4MkFDLCAwLCAweDI1OCwNCisJCQkJQklUKDIwKSwg QklUKDIwKSksDQorCQkJQlVTX1BST1QoU01JX1RZUEUsIDB4M0M0LCAweDNDOCwgMCwgMHgzQzAs DQorCQkJCUJJVCgyKSwgQklUKDIpKSwNCisJCX0sDQorCX0sDQorCVtNVDY3NjVfUE9XRVJfRE9N QUlOX01NXSA9IHsNCisJCS5uYW1lID0gIm1tIiwNCisJCS5zdGFfbWFzayA9IEJJVCgzKSwNCisJ CS5jdGxfb2ZmcyA9IDB4MzBDLA0KKwkJLnNyYW1fcGRuX2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0K KwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygxMiwgMTIpLA0KKwkJLmJhc2ljX2Nsa19p ZCA9IHsibW0ifSwNCisJCS5zdWJzeXNfY2xrX3ByZWZpeCA9ICJtbSIsDQorCQkuYnBfdGFibGUg PSB7DQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4MkE4LCAweDJBQywgMCwgMHgyNTgsDQorCQkJ CUJJVCgxNikgfCBCSVQoMTcpLCBCSVQoMTYpIHwgQklUKDE3KSksDQorCQkJQlVTX1BST1QoSUZS X1RZUEUsIDB4MkEwLCAweDJBNCwgMCwgMHgyMjgsDQorCQkJCUJJVCgxMCkgfCBCSVQoMTEpLCBC SVQoMTApIHwgQklUKDExKSksDQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4MkEwLCAweDJBNCwg MCwgMHgyMjgsDQorCQkJCUJJVCgxKSB8IEJJVCgyKSwgQklUKDEpIHwgQklUKDIpKSwNCisJCX0s DQorCX0sDQorCVtNVDY3NjVfUE9XRVJfRE9NQUlOX0NPTk5dID0gew0KKwkJLm5hbWUgPSAiY29u biIsDQorCQkuc3RhX21hc2sgPSBCSVQoMSksDQorCQkuY3RsX29mZnMgPSAweDMyQywNCisJCS5z cmFtX3Bkbl9iaXRzID0gMCwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9IDAsDQorCQkuYnBfdGFi bGUgPSB7DQorCQkJQlVTX1BST1QoSUZSX1RZUEUsIDB4MkEwLCAweDJBNCwgMCwgMHgyMjgsDQor CQkJCUJJVCgxMyksIEJJVCgxMykpLA0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJBOCwgMHgy QUMsIDAsIDB4MjU4LA0KKwkJCQlCSVQoMTgpLCBCSVQoMTgpKSwNCisJCQlCVVNfUFJPVChJRlJf VFlQRSwgMHgyQTAsIDB4MkE0LCAwLCAweDIyOCwNCisJCQkJQklUKDE0KSB8IEJJVCgxNiksIEJJ VCgxNCkgfCBCSVQoMTYpKSwNCisJCX0sDQorCX0sDQorCVtNVDY3NjVfUE9XRVJfRE9NQUlOX01G R19BU1lOQ10gPSB7DQorCQkubmFtZSA9ICJtZmdfYXN5bmMiLA0KKwkJLnN0YV9tYXNrID0gQklU KDIzKSwNCisJCS5jdGxfb2ZmcyA9IDB4MzM0LA0KKwkJLnNyYW1fcGRuX2JpdHMgPSAwLA0KKwkJ LnNyYW1fcGRuX2Fja19iaXRzID0gMCwNCisJCS5iYXNpY19jbGtfaWQgPSB7Im1mZyJ9LA0KKwl9 LA0KKwlbTVQ2NzY1X1BPV0VSX0RPTUFJTl9NRkddID0gew0KKwkJLm5hbWUgPSAibWZnIiwNCisJ CS5zdGFfbWFzayA9IEJJVCg0KSwNCisJCS5jdGxfb2ZmcyA9IDB4MzM4LA0KKwkJLnNyYW1fcGRu X2JpdHMgPSBHRU5NQVNLKDgsIDgpLA0KKwkJLnNyYW1fcGRuX2Fja19iaXRzID0gR0VOTUFTSygx MiwgMTIpLA0KKwkJLmJwX3RhYmxlID0gew0KKwkJCUJVU19QUk9UKElGUl9UWVBFLCAweDJBMCwg MHgyQTQsIDAsIDB4MjI4LA0KKwkJCQlCSVQoMjUpLCBCSVQoMjUpKSwNCisJCQlCVVNfUFJPVChJ RlJfVFlQRSwgMHgyQTAsIDB4MkE0LCAwLCAweDIyOCwNCisJCQkJQklUKDIxKSB8IEJJVCgyMiks IEJJVCgyMSkgfCBCSVQoMjIpKSwNCisJCX0NCisJfSwNCisJW01UNjc2NV9QT1dFUl9ET01BSU5f Q0FNXSA9IHsNCisJCS5uYW1lID0gImNhbSIsDQorCQkuc3RhX21hc2sgPSBCSVQoMjUpLA0KKwkJ LmN0bF9vZmZzID0gMHgzNDQsDQorCQkuc3JhbV9wZG5fYml0cyA9IEdFTk1BU0soOCwgOSksDQor CQkuc3JhbV9wZG5fYWNrX2JpdHMgPSBHRU5NQVNLKDEyLCAxMyksDQorCQkuc3Vic3lzX2Nsa19w cmVmaXggPSAiY2FtIiwNCisJCS5icF90YWJsZSA9IHsNCisJCQlCVVNfUFJPVChJRlJfVFlQRSwg MHgyQTgsIDB4MkFDLCAwLCAweDI1OCwNCisJCQkJQklUKDE5KSB8IEJJVCgyMSksIEJJVCgxOSkg fCBCSVQoMjEpKSwNCisJCQlCVVNfUFJPVChJRlJfVFlQRSwgMHgyQTAsIDB4MkE0LCAwLCAweDIy OCwNCisJCQkJQklUKDIwKSwgQklUKDIwKSksDQorCQkJQlVTX1BST1QoU01JX1RZUEUsIDB4M0M0 LCAweDNDOCwgMCwgMHgzQzAsDQorCQkJCUJJVCgzKSwgQklUKDMpKSwNCisJCX0NCisJfSwNCisJ W01UNjc2NV9QT1dFUl9ET01BSU5fTUZHX0NPUkUwXSA9IHsNCisJCS5uYW1lID0gIm1mZ19jb3Jl MCIsDQorCQkuc3RhX21hc2sgPSBCSVQoNyksDQorCQkuY3RsX29mZnMgPSAweDM0QywNCisJCS5z cmFtX3Bkbl9iaXRzID0gR0VOTUFTSyg4LCA4KSwNCisJCS5zcmFtX3Bkbl9hY2tfYml0cyA9IEdF Tk1BU0soMTIsIDEyKSwNCisJfSwNCit9Ow0KKw0KK3N0YXRpYyBjb25zdCBzdHJ1Y3Qgc2NwX3N1 YmRvbWFpbiBzY3Bfc3ViZG9tYWluX210Njc2NVtdID0gew0KKwl7TVQ2NzY1X1BPV0VSX0RPTUFJ Tl9NTSwgTVQ2NzY1X1BPV0VSX0RPTUFJTl9DQU19LA0KKwl7TVQ2NzY1X1BPV0VSX0RPTUFJTl9N TSwgTVQ2NzY1X1BPV0VSX0RPTUFJTl9JU1B9LA0KKwl7TVQ2NzY1X1BPV0VSX0RPTUFJTl9NTSwg TVQ2NzY1X1BPV0VSX0RPTUFJTl9WQ09ERUN9LA0KKwl7TVQ2NzY1X1BPV0VSX0RPTUFJTl9NRkdf QVNZTkMsIE1UNjc2NV9QT1dFUl9ET01BSU5fTUZHfSwNCisJe01UNjc2NV9QT1dFUl9ET01BSU5f TUZHLCBNVDY3NjVfUE9XRVJfRE9NQUlOX01GR19DT1JFMH0sDQorfTsNCisNCisvKg0KICAqIE1U Njc5NyBwb3dlciBkb21haW4gc3VwcG9ydA0KICAqLw0KIA0KQEAgLTEwMzIsNiArMTE0NywxOCBA QCBzdGF0aWMgdm9pZCBtdGtfcmVnaXN0ZXJfcG93ZXJfZG9tYWlucyhzdHJ1Y3QgcGxhdGZvcm1f ZGV2aWNlICpwZGV2LA0KIAkuYnVzX3Byb3RfcmVnX3VwZGF0ZSA9IGZhbHNlLA0KIH07DQogDQor c3RhdGljIGNvbnN0IHN0cnVjdCBzY3Bfc29jX2RhdGEgbXQ2NzY1X2RhdGEgPSB7DQorCS5kb21h aW5zID0gc2NwX2RvbWFpbl9kYXRhX210Njc2NSwNCisJLm51bV9kb21haW5zID0gQVJSQVlfU0la RShzY3BfZG9tYWluX2RhdGFfbXQ2NzY1KSwNCisJLnN1YmRvbWFpbnMgPSBzY3Bfc3ViZG9tYWlu X210Njc2NSwNCisJLm51bV9zdWJkb21haW5zID0gQVJSQVlfU0laRShzY3Bfc3ViZG9tYWluX210 Njc2NSksDQorCS5yZWdzID0gew0KKwkJLnB3cl9zdGFfb2ZmcyA9IFNQTV9QV1JfU1RBVFVTX01U Njc2NSwNCisJCS5wd3Jfc3RhMm5kX29mZnMgPSBTUE1fUFdSX1NUQVRVU18yTkRfTVQ2NzY1LA0K Kwl9LA0KKwkuYnVzX3Byb3RfcmVnX3VwZGF0ZSA9IHRydWUsDQorfTsNCisNCiBzdGF0aWMgY29u c3Qgc3RydWN0IHNjcF9zb2NfZGF0YSBtdDY3OTdfZGF0YSA9IHsNCiAJLmRvbWFpbnMgPSBzY3Bf ZG9tYWluX2RhdGFfbXQ2Nzk3LA0KIAkubnVtX2RvbWFpbnMgPSBBUlJBWV9TSVpFKHNjcF9kb21h aW5fZGF0YV9tdDY3OTcpLA0KQEAgLTEwODgsNiArMTIxNSw5IEBAIHN0YXRpYyB2b2lkIG10a19y ZWdpc3Rlcl9wb3dlcl9kb21haW5zKHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYsDQogCQku Y29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3MTItc2Nwc3lzIiwNCiAJCS5kYXRhID0gJm10Mjcx Ml9kYXRhLA0KIAl9LCB7DQorCQkuY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDY3NjUtc2Nwc3lz IiwNCisJCS5kYXRhID0gJm10Njc2NV9kYXRhLA0KKwl9LCB7DQogCQkuY29tcGF0aWJsZSA9ICJt ZWRpYXRlayxtdDY3OTctc2Nwc3lzIiwNCiAJCS5kYXRhID0gJm10Njc5N19kYXRhLA0KIAl9LCB7 DQotLSANCjEuNy45LjUNCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EF230C35640 for ; Fri, 21 Feb 2020 10:12:41 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C7E7E24670 for ; Fri, 21 Feb 2020 10:12:41 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="iGvVZtuo"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="I/K0Eo3y" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C7E7E24670 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=z2ZD9XT6vMLj0+1zGC7r5N9bV/ThMiqO1e92ze/tNaE=; b=iGvVZtuo5J5GY3 m9asIHg4Hn2h/QaVMsXHJIh+iIlVzEgAJrcrg2mSkoo2TxNfY66LAWeBQfzzzgMhf2wDMm0REkqqV mlCAYFJeJIeu7/dICTXwGuJ1zFS/ENQOQbNjq18MXU/WM0Qiu/WWlQDgpbomqo8GtHeikmFI+Dyo6 kqZH/RIFEIxchVJ5sO+13rCkvey0db+uE/6ddKDvZoJztkXP0QYkEoinfa4cq2aq/D+aP1x3sHbVT pm2GKeVzgDYPNRrLk3S/TOzs5i5umlw7pdSvjAW0+jgOhYZHZ2HL6MrVIU7wCaGiflpvssat0MXcI jrmOlEI1Rm/Kk0HIMn7Q==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j55IQ-0002lA-Do; Fri, 21 Feb 2020 10:12:34 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j55IH-0002ZI-87; Fri, 21 Feb 2020 10:12:27 +0000 X-UUID: d108fce1bb0b4c51bea8b30284ed8a7d-20200221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=lyh07rORdyEMmH4qVkXFosUAcAB4Aohej6iysxVm6AY=; b=I/K0Eo3yIdLIjhdxotOb9BGrSwYqn2Iv4pnbb45EkzC32qY2Tre/MG09jdSRHDgoASTSjP5A/qyFu7fVt5Tw8s00kHSoF2TapNMTawGG4JZknPboIU4CmY7TmXKjkj+eFmaDL4m5DLXEL+DkYtrlh2dWpccX4ijwgRFCM9vgZKc=; X-UUID: d108fce1bb0b4c51bea8b30284ed8a7d-20200221 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1918266739; Fri, 21 Feb 2020 02:12:21 -0800 Received: from mtkmbs08n1.mediatek.inc (172.21.101.55) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 02:12:47 -0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 18:13:16 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 21 Feb 2020 18:11:53 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , mtk01761 , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Chunfeng Yun , "Evan Green" , Yong Wu , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , Subject: [PATCH v8 2/4] soc: mediatek: add MT6765 scpsys and subdomain support Date: Fri, 21 Feb 2020 18:12:07 +0800 Message-ID: <1582279929-11535-3-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> References: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200221_021225_500716_B42F39D7 X-CRM114-Status: GOOD ( 12.12 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: CC Hwang , Loda Chou , Mediatek WSD Upstream Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org From: Mars Cheng This adds scpsys support for MT6765 Add subdomain support for MT6765: isp, mm, connsys, mfg, and cam. Signed-off-by: Mars Cheng Signed-off-by: Owen Chen Signed-off-by: Macpaul Lin --- drivers/soc/mediatek/mtk-scpsys.c | 130 +++++++++++++++++++++++++++++++++++++ 1 file changed, 130 insertions(+) diff --git a/drivers/soc/mediatek/mtk-scpsys.c b/drivers/soc/mediatek/mtk-scpsys.c index f669d37..9940c6d 100644 --- a/drivers/soc/mediatek/mtk-scpsys.c +++ b/drivers/soc/mediatek/mtk-scpsys.c @@ -15,6 +15,7 @@ #include #include +#include #include #include #include @@ -750,6 +751,120 @@ static void mtk_register_power_domains(struct platform_device *pdev, }; /* + * MT6765 power domain support + */ +#define SPM_PWR_STATUS_MT6765 0x0180 +#define SPM_PWR_STATUS_2ND_MT6765 0x0184 + +static const struct scp_domain_data scp_domain_data_mt6765[] = { + [MT6765_POWER_DOMAIN_VCODEC] = { + .name = "vcodec", + .sta_mask = BIT(26), + .ctl_offs = 0x300, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT6765_POWER_DOMAIN_ISP] = { + .name = "isp", + .sta_mask = BIT(5), + .ctl_offs = 0x308, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .subsys_clk_prefix = "isp", + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(20), BIT(20)), + BUS_PROT(SMI_TYPE, 0x3C4, 0x3C8, 0, 0x3C0, + BIT(2), BIT(2)), + }, + }, + [MT6765_POWER_DOMAIN_MM] = { + .name = "mm", + .sta_mask = BIT(3), + .ctl_offs = 0x30C, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_id = {"mm"}, + .subsys_clk_prefix = "mm", + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(16) | BIT(17), BIT(16) | BIT(17)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(10) | BIT(11), BIT(10) | BIT(11)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(1) | BIT(2), BIT(1) | BIT(2)), + }, + }, + [MT6765_POWER_DOMAIN_CONN] = { + .name = "conn", + .sta_mask = BIT(1), + .ctl_offs = 0x32C, + .sram_pdn_bits = 0, + .sram_pdn_ack_bits = 0, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(13), BIT(13)), + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(18), BIT(18)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(14) | BIT(16), BIT(14) | BIT(16)), + }, + }, + [MT6765_POWER_DOMAIN_MFG_ASYNC] = { + .name = "mfg_async", + .sta_mask = BIT(23), + .ctl_offs = 0x334, + .sram_pdn_bits = 0, + .sram_pdn_ack_bits = 0, + .basic_clk_id = {"mfg"}, + }, + [MT6765_POWER_DOMAIN_MFG] = { + .name = "mfg", + .sta_mask = BIT(4), + .ctl_offs = 0x338, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(25), BIT(25)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(21) | BIT(22), BIT(21) | BIT(22)), + } + }, + [MT6765_POWER_DOMAIN_CAM] = { + .name = "cam", + .sta_mask = BIT(25), + .ctl_offs = 0x344, + .sram_pdn_bits = GENMASK(8, 9), + .sram_pdn_ack_bits = GENMASK(12, 13), + .subsys_clk_prefix = "cam", + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(19) | BIT(21), BIT(19) | BIT(21)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(20), BIT(20)), + BUS_PROT(SMI_TYPE, 0x3C4, 0x3C8, 0, 0x3C0, + BIT(3), BIT(3)), + } + }, + [MT6765_POWER_DOMAIN_MFG_CORE0] = { + .name = "mfg_core0", + .sta_mask = BIT(7), + .ctl_offs = 0x34C, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, +}; + +static const struct scp_subdomain scp_subdomain_mt6765[] = { + {MT6765_POWER_DOMAIN_MM, MT6765_POWER_DOMAIN_CAM}, + {MT6765_POWER_DOMAIN_MM, MT6765_POWER_DOMAIN_ISP}, + {MT6765_POWER_DOMAIN_MM, MT6765_POWER_DOMAIN_VCODEC}, + {MT6765_POWER_DOMAIN_MFG_ASYNC, MT6765_POWER_DOMAIN_MFG}, + {MT6765_POWER_DOMAIN_MFG, MT6765_POWER_DOMAIN_MFG_CORE0}, +}; + +/* * MT6797 power domain support */ @@ -1032,6 +1147,18 @@ static void mtk_register_power_domains(struct platform_device *pdev, .bus_prot_reg_update = false, }; +static const struct scp_soc_data mt6765_data = { + .domains = scp_domain_data_mt6765, + .num_domains = ARRAY_SIZE(scp_domain_data_mt6765), + .subdomains = scp_subdomain_mt6765, + .num_subdomains = ARRAY_SIZE(scp_subdomain_mt6765), + .regs = { + .pwr_sta_offs = SPM_PWR_STATUS_MT6765, + .pwr_sta2nd_offs = SPM_PWR_STATUS_2ND_MT6765, + }, + .bus_prot_reg_update = true, +}; + static const struct scp_soc_data mt6797_data = { .domains = scp_domain_data_mt6797, .num_domains = ARRAY_SIZE(scp_domain_data_mt6797), @@ -1088,6 +1215,9 @@ static void mtk_register_power_domains(struct platform_device *pdev, .compatible = "mediatek,mt2712-scpsys", .data = &mt2712_data, }, { + .compatible = "mediatek,mt6765-scpsys", + .data = &mt6765_data, + }, { .compatible = "mediatek,mt6797-scpsys", .data = &mt6797_data, }, { -- 1.7.9.5 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5D557C35640 for ; Fri, 21 Feb 2020 10:12:38 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2748120722 for ; Fri, 21 Feb 2020 10:12:38 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="vBv+5UQc"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="I/K0Eo3y" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2748120722 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Su0CnS/+SUlaIHmifz4HRmktLrbRIpApxL4s4r2yM98=; b=vBv+5UQc38ZnCa 8DBpdg85mjFipTDbbOFC5BYjJqYAV0WkLzIHczFZyF0QmA9tQrzvFUTK4ZxtbIkcE9I/02MTEbdGM ac0isCF9ZHIShNYUHARxkM2Mam5AIqBYpD3H7DjPxcYxncU91cnbBvVHK3rtDaL61wYmsFPNBGgFe GR99wN4plJSEyYN6FpriX69LKCqng9bdbnEkk6TKankMCUxmvfI0jalpm0BiTDqk2YXt9HY9Ss5Q7 I1vOF7sk8881BDYhwhdiV2R7e1zeLnnvW8CnwNrTvAxor8Of0QPKrsm/IU6HlnIg1TdU4xHg8bBiw /Lc/8NF8lPSrQGlHZtkw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1j55IT-0002nm-H6; Fri, 21 Feb 2020 10:12:37 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1j55IH-0002ZI-87; Fri, 21 Feb 2020 10:12:27 +0000 X-UUID: d108fce1bb0b4c51bea8b30284ed8a7d-20200221 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=lyh07rORdyEMmH4qVkXFosUAcAB4Aohej6iysxVm6AY=; b=I/K0Eo3yIdLIjhdxotOb9BGrSwYqn2Iv4pnbb45EkzC32qY2Tre/MG09jdSRHDgoASTSjP5A/qyFu7fVt5Tw8s00kHSoF2TapNMTawGG4JZknPboIU4CmY7TmXKjkj+eFmaDL4m5DLXEL+DkYtrlh2dWpccX4ijwgRFCM9vgZKc=; X-UUID: d108fce1bb0b4c51bea8b30284ed8a7d-20200221 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1918266739; Fri, 21 Feb 2020 02:12:21 -0800 Received: from mtkmbs08n1.mediatek.inc (172.21.101.55) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 02:12:47 -0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 21 Feb 2020 18:13:16 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Fri, 21 Feb 2020 18:11:53 +0800 From: Macpaul Lin To: Rob Herring , Mark Rutland , Matthias Brugger , Catalin Marinas , Will Deacon , Michael Turquette , Stephen Boyd , mtk01761 , Fabien Parent , Weiyi Lu , Mars Cheng , Sean Wang , Macpaul Lin , Owen Chen , Chunfeng Yun , "Evan Green" , Yong Wu , Joerg Roedel , Shawn Guo , Marc Zyngier , Ryder Lee , , , , , Subject: [PATCH v8 2/4] soc: mediatek: add MT6765 scpsys and subdomain support Date: Fri, 21 Feb 2020 18:12:07 +0800 Message-ID: <1582279929-11535-3-git-send-email-macpaul.lin@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> References: <1582279929-11535-1-git-send-email-macpaul.lin@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200221_021225_500716_B42F39D7 X-CRM114-Status: GOOD ( 12.12 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: CC Hwang , Loda Chou , Mediatek WSD Upstream Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Mars Cheng This adds scpsys support for MT6765 Add subdomain support for MT6765: isp, mm, connsys, mfg, and cam. Signed-off-by: Mars Cheng Signed-off-by: Owen Chen Signed-off-by: Macpaul Lin --- drivers/soc/mediatek/mtk-scpsys.c | 130 +++++++++++++++++++++++++++++++++++++ 1 file changed, 130 insertions(+) diff --git a/drivers/soc/mediatek/mtk-scpsys.c b/drivers/soc/mediatek/mtk-scpsys.c index f669d37..9940c6d 100644 --- a/drivers/soc/mediatek/mtk-scpsys.c +++ b/drivers/soc/mediatek/mtk-scpsys.c @@ -15,6 +15,7 @@ #include #include +#include #include #include #include @@ -750,6 +751,120 @@ static void mtk_register_power_domains(struct platform_device *pdev, }; /* + * MT6765 power domain support + */ +#define SPM_PWR_STATUS_MT6765 0x0180 +#define SPM_PWR_STATUS_2ND_MT6765 0x0184 + +static const struct scp_domain_data scp_domain_data_mt6765[] = { + [MT6765_POWER_DOMAIN_VCODEC] = { + .name = "vcodec", + .sta_mask = BIT(26), + .ctl_offs = 0x300, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, + [MT6765_POWER_DOMAIN_ISP] = { + .name = "isp", + .sta_mask = BIT(5), + .ctl_offs = 0x308, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .subsys_clk_prefix = "isp", + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(20), BIT(20)), + BUS_PROT(SMI_TYPE, 0x3C4, 0x3C8, 0, 0x3C0, + BIT(2), BIT(2)), + }, + }, + [MT6765_POWER_DOMAIN_MM] = { + .name = "mm", + .sta_mask = BIT(3), + .ctl_offs = 0x30C, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .basic_clk_id = {"mm"}, + .subsys_clk_prefix = "mm", + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(16) | BIT(17), BIT(16) | BIT(17)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(10) | BIT(11), BIT(10) | BIT(11)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(1) | BIT(2), BIT(1) | BIT(2)), + }, + }, + [MT6765_POWER_DOMAIN_CONN] = { + .name = "conn", + .sta_mask = BIT(1), + .ctl_offs = 0x32C, + .sram_pdn_bits = 0, + .sram_pdn_ack_bits = 0, + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(13), BIT(13)), + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(18), BIT(18)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(14) | BIT(16), BIT(14) | BIT(16)), + }, + }, + [MT6765_POWER_DOMAIN_MFG_ASYNC] = { + .name = "mfg_async", + .sta_mask = BIT(23), + .ctl_offs = 0x334, + .sram_pdn_bits = 0, + .sram_pdn_ack_bits = 0, + .basic_clk_id = {"mfg"}, + }, + [MT6765_POWER_DOMAIN_MFG] = { + .name = "mfg", + .sta_mask = BIT(4), + .ctl_offs = 0x338, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(25), BIT(25)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(21) | BIT(22), BIT(21) | BIT(22)), + } + }, + [MT6765_POWER_DOMAIN_CAM] = { + .name = "cam", + .sta_mask = BIT(25), + .ctl_offs = 0x344, + .sram_pdn_bits = GENMASK(8, 9), + .sram_pdn_ack_bits = GENMASK(12, 13), + .subsys_clk_prefix = "cam", + .bp_table = { + BUS_PROT(IFR_TYPE, 0x2A8, 0x2AC, 0, 0x258, + BIT(19) | BIT(21), BIT(19) | BIT(21)), + BUS_PROT(IFR_TYPE, 0x2A0, 0x2A4, 0, 0x228, + BIT(20), BIT(20)), + BUS_PROT(SMI_TYPE, 0x3C4, 0x3C8, 0, 0x3C0, + BIT(3), BIT(3)), + } + }, + [MT6765_POWER_DOMAIN_MFG_CORE0] = { + .name = "mfg_core0", + .sta_mask = BIT(7), + .ctl_offs = 0x34C, + .sram_pdn_bits = GENMASK(8, 8), + .sram_pdn_ack_bits = GENMASK(12, 12), + }, +}; + +static const struct scp_subdomain scp_subdomain_mt6765[] = { + {MT6765_POWER_DOMAIN_MM, MT6765_POWER_DOMAIN_CAM}, + {MT6765_POWER_DOMAIN_MM, MT6765_POWER_DOMAIN_ISP}, + {MT6765_POWER_DOMAIN_MM, MT6765_POWER_DOMAIN_VCODEC}, + {MT6765_POWER_DOMAIN_MFG_ASYNC, MT6765_POWER_DOMAIN_MFG}, + {MT6765_POWER_DOMAIN_MFG, MT6765_POWER_DOMAIN_MFG_CORE0}, +}; + +/* * MT6797 power domain support */ @@ -1032,6 +1147,18 @@ static void mtk_register_power_domains(struct platform_device *pdev, .bus_prot_reg_update = false, }; +static const struct scp_soc_data mt6765_data = { + .domains = scp_domain_data_mt6765, + .num_domains = ARRAY_SIZE(scp_domain_data_mt6765), + .subdomains = scp_subdomain_mt6765, + .num_subdomains = ARRAY_SIZE(scp_subdomain_mt6765), + .regs = { + .pwr_sta_offs = SPM_PWR_STATUS_MT6765, + .pwr_sta2nd_offs = SPM_PWR_STATUS_2ND_MT6765, + }, + .bus_prot_reg_update = true, +}; + static const struct scp_soc_data mt6797_data = { .domains = scp_domain_data_mt6797, .num_domains = ARRAY_SIZE(scp_domain_data_mt6797), @@ -1088,6 +1215,9 @@ static void mtk_register_power_domains(struct platform_device *pdev, .compatible = "mediatek,mt2712-scpsys", .data = &mt2712_data, }, { + .compatible = "mediatek,mt6765-scpsys", + .data = &mt6765_data, + }, { .compatible = "mediatek,mt6797-scpsys", .data = &mt6797_data, }, { -- 1.7.9.5 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel