From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.1 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4D0D0C433DF for ; Thu, 28 May 2020 17:07:14 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 1DE52207BC for ; Thu, 28 May 2020 17:07:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="HBkaSMV2" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2405520AbgE1RHM (ORCPT ); Thu, 28 May 2020 13:07:12 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:31229 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S2405355AbgE1RFS (ORCPT ); Thu, 28 May 2020 13:05:18 -0400 X-UUID: 68aff3dc5a3b47b8874cfbad71866239-20200529 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xrwn2Nf5VE1A0V8H6tdgcbvBXDbJI4cjOq+ERDxyBvA=; b=HBkaSMV2pFPJy0ntWwpeOPxiIe8ZTxBq3t2EyFwjGBppY1s4NOp02efbMxOOsldKR7+ZdwEpSUMYlknL6e1lAvJe/uI08DDtv4QannTmASK0dtR/8VU5Eo+yB70y2fvBavR9GLJIuBEkBaMMgRS5GiPqS51CDSa6IIax0joQyxs=; X-UUID: 68aff3dc5a3b47b8874cfbad71866239-20200529 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1194902176; Fri, 29 May 2020 01:05:11 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 29 May 2020 01:05:07 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 29 May 2020 01:05:07 +0800 From: Dennis YC Hsieh To: Rob Herring , Mark Rutland , Matthias Brugger , Jassi Brar , Philipp Zabel , David Airlie , Daniel Vetter CC: , , , , , Bibby Hsieh , CK Hu , Houlong Wei , , HS Liao , Dennis YC Hsieh Subject: [PATCH v6 01/16] dt-binding: gce: add gce header file for mt6779 Date: Fri, 29 May 2020 01:04:37 +0800 Message-ID: <1590685491-17107-3-git-send-email-dennis-yc.hsieh@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org QWRkIGRvY3VtZW50YXRpb24gZm9yIHRoZSBtdDY3NzkgZ2NlLg0KDQpBZGQgZ2NlIGhlYWRlciBm aWxlIGRlZmluZWQgdGhlIGdjZSBoYXJkd2FyZSBldmVudCwNCnN1YnN5cyBudW1iZXIgYW5kIGNv bnN0YW50IGZvciBtdDY3NzkuDQoNClNpZ25lZC1vZmYtYnk6IERlbm5pcyBZQyBIc2llaCA8ZGVu bmlzLXljLmhzaWVoQG1lZGlhdGVrLmNvbT4NClJldmlld2VkLWJ5OiBSb2IgSGVycmluZyA8cm9i aEBrZXJuZWwub3JnPg0KUmV2aWV3ZWQtYnk6IENLIEh1IDxjay5odUBtZWRpYXRlay5jb20+DQot LS0NCiAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9tYWlsYm94L210ay1nY2UudHh0ICAgfCAgIDgg Ky0NCiBpbmNsdWRlL2R0LWJpbmRpbmdzL2djZS9tdDY3NzktZ2NlLmggICAgICAgICAgfCAyMjIg KysrKysrKysrKysrKysrKysrDQogMiBmaWxlcyBjaGFuZ2VkLCAyMjcgaW5zZXJ0aW9ucygrKSwg MyBkZWxldGlvbnMoLSkNCiBjcmVhdGUgbW9kZSAxMDA2NDQgaW5jbHVkZS9kdC1iaW5kaW5ncy9n Y2UvbXQ2Nzc5LWdjZS5oDQoNCmRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUv YmluZGluZ3MvbWFpbGJveC9tdGstZ2NlLnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9i aW5kaW5ncy9tYWlsYm94L210ay1nY2UudHh0DQppbmRleCA3YjEzNzg3YWIxM2QuLjgyYzBhODNm ZWQwOSAxMDA2NDQNCi0tLSBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tYWls Ym94L210ay1nY2UudHh0DQorKysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3Mv bWFpbGJveC9tdGstZ2NlLnR4dA0KQEAgLTksNyArOSw4IEBAIENNRFEgZHJpdmVyIHVzZXMgbWFp bGJveCBmcmFtZXdvcmsgZm9yIGNvbW11bmljYXRpb24uIFBsZWFzZSByZWZlciB0bw0KIG1haWxi b3gudHh0IGZvciBnZW5lcmljIGluZm9ybWF0aW9uIGFib3V0IG1haWxib3ggZGV2aWNlLXRyZWUg YmluZGluZ3MuDQogDQogUmVxdWlyZWQgcHJvcGVydGllczoNCi0tIGNvbXBhdGlibGU6IGNhbiBi ZSAibWVkaWF0ZWssbXQ4MTczLWdjZSIgb3IgIm1lZGlhdGVrLG10ODE4My1nY2UiDQorLSBjb21w YXRpYmxlOiBjYW4gYmUgIm1lZGlhdGVrLG10ODE3My1nY2UiLCAibWVkaWF0ZWssbXQ4MTgzLWdj ZSIgb3INCisgICJtZWRpYXRlayxtdDY3NzktZ2NlIi4NCiAtIHJlZzogQWRkcmVzcyByYW5nZSBv ZiB0aGUgR0NFIHVuaXQNCiAtIGludGVycnVwdHM6IFRoZSBpbnRlcnJ1cHQgc2lnbmFsIGZyb20g dGhlIEdDRSBibG9jaw0KIC0gY2xvY2s6IENsb2NrcyBhY2NvcmRpbmcgdG8gdGhlIGNvbW1vbiBj bG9jayBiaW5kaW5nDQpAQCAtMzYsOCArMzcsOSBAQCBPcHRpb25hbCBwcm9wZXJ0aWVzIGZvciBh IGNsaWVudCBkZXZpY2U6DQogICBzdGFydF9vZmZzZXQ6IHRoZSBzdGFydCBvZmZzZXQgb2YgcmVn aXN0ZXIgYWRkcmVzcyB0aGF0IEdDRSBjYW4gYWNjZXNzLg0KICAgc2l6ZTogdGhlIHRvdGFsIHNp emUgb2YgcmVnaXN0ZXIgYWRkcmVzcyB0aGF0IEdDRSBjYW4gYWNjZXNzLg0KIA0KLVNvbWUgdmF1 bGVzIG9mIHByb3BlcnRpZXMgYXJlIGRlZmluZWQgaW4gJ2R0LWJpbmRpbmdzL2djZS9tdDgxNzMt Z2NlLmgnDQotb3IgJ2R0LWJpbmRpbmcvZ2NlL210ODE4My1nY2UuaCcuIFN1Y2ggYXMgc3ViLXN5 c3RlbSBpZHMsIHRocmVhZCBwcmlvcml0eSwgZXZlbnQgaWRzLg0KK1NvbWUgdmF1bGVzIG9mIHBy b3BlcnRpZXMgYXJlIGRlZmluZWQgaW4gJ2R0LWJpbmRpbmdzL2djZS9tdDgxNzMtZ2NlLmgnLA0K KydkdC1iaW5kaW5nL2djZS9tdDgxODMtZ2NlLmgnIG9yICdkdC1iaW5kaW5ncy9nY2UvbXQ2Nzc5 LWdjZS5oJy4gU3VjaCBhcw0KK3N1Yi1zeXN0ZW0gaWRzLCB0aHJlYWQgcHJpb3JpdHksIGV2ZW50 IGlkcy4NCiANCiBFeGFtcGxlOg0KIA0KZGlmZiAtLWdpdCBhL2luY2x1ZGUvZHQtYmluZGluZ3Mv Z2NlL210Njc3OS1nY2UuaCBiL2luY2x1ZGUvZHQtYmluZGluZ3MvZ2NlL210Njc3OS1nY2UuaA0K bmV3IGZpbGUgbW9kZSAxMDA2NDQNCmluZGV4IDAwMDAwMDAwMDAwMC4uMDYxMDEzMTZhY2U0DQot LS0gL2Rldi9udWxsDQorKysgYi9pbmNsdWRlL2R0LWJpbmRpbmdzL2djZS9tdDY3NzktZ2NlLmgN CkBAIC0wLDAgKzEsMjIyIEBADQorLyogU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEdQTC0yLjAg Ki8NCisvKg0KKyAqIENvcHlyaWdodCAoYykgMjAxOSBNZWRpYVRlayBJbmMuDQorICogQXV0aG9y OiBEZW5uaXMtWUMgSHNpZWggPGRlbm5pcy15Yy5oc2llaEBtZWRpYXRlay5jb20+DQorICovDQor DQorI2lmbmRlZiBfRFRfQklORElOR1NfR0NFX01UNjc3OV9IDQorI2RlZmluZSBfRFRfQklORElO R1NfR0NFX01UNjc3OV9IDQorDQorI2RlZmluZSBDTURRX05PX1RJTUVPVVQJCTB4ZmZmZmZmZmYN CisNCisvKiBHQ0UgSFcgdGhyZWFkIHByaW9yaXR5ICovDQorI2RlZmluZSBDTURRX1RIUl9QUklP X0xPV0VTVAkwDQorI2RlZmluZSBDTURRX1RIUl9QUklPXzEJCTENCisjZGVmaW5lIENNRFFfVEhS X1BSSU9fMgkJMg0KKyNkZWZpbmUgQ01EUV9USFJfUFJJT18zCQkzDQorI2RlZmluZSBDTURRX1RI Ul9QUklPXzQJCTQNCisjZGVmaW5lIENNRFFfVEhSX1BSSU9fNQkJNQ0KKyNkZWZpbmUgQ01EUV9U SFJfUFJJT182CQk2DQorI2RlZmluZSBDTURRX1RIUl9QUklPX0hJR0hFU1QJNw0KKw0KKy8qIEdD RSBzdWJzeXMgdGFibGUgKi8NCisjZGVmaW5lIFNVQlNZU18xMzAwWFhYWAkJMA0KKyNkZWZpbmUg U1VCU1lTXzE0MDBYWFhYCQkxDQorI2RlZmluZSBTVUJTWVNfMTQwMVhYWFgJCTINCisjZGVmaW5l IFNVQlNZU18xNDAyWFhYWAkJMw0KKyNkZWZpbmUgU1VCU1lTXzE1MDJYWFhYCQk0DQorI2RlZmlu ZSBTVUJTWVNfMTg4MFhYWFgJCTUNCisjZGVmaW5lIFNVQlNZU18xODgxWFhYWAkJNg0KKyNkZWZp bmUgU1VCU1lTXzE4ODJYWFhYCQk3DQorI2RlZmluZSBTVUJTWVNfMTg4M1hYWFgJCTgNCisjZGVm aW5lIFNVQlNZU18xODg0WFhYWAkJOQ0KKyNkZWZpbmUgU1VCU1lTXzEwMDBYWFhYCQkxMA0KKyNk ZWZpbmUgU1VCU1lTXzEwMDFYWFhYCQkxMQ0KKyNkZWZpbmUgU1VCU1lTXzEwMDJYWFhYCQkxMg0K KyNkZWZpbmUgU1VCU1lTXzEwMDNYWFhYCQkxMw0KKyNkZWZpbmUgU1VCU1lTXzEwMDRYWFhYCQkx NA0KKyNkZWZpbmUgU1VCU1lTXzEwMDVYWFhYCQkxNQ0KKyNkZWZpbmUgU1VCU1lTXzEwMjBYWFhY CQkxNg0KKyNkZWZpbmUgU1VCU1lTXzEwMjhYWFhYCQkxNw0KKyNkZWZpbmUgU1VCU1lTXzE3MDBY WFhYCQkxOA0KKyNkZWZpbmUgU1VCU1lTXzE3MDFYWFhYCQkxOQ0KKyNkZWZpbmUgU1VCU1lTXzE3 MDJYWFhYCQkyMA0KKyNkZWZpbmUgU1VCU1lTXzE3MDNYWFhYCQkyMQ0KKyNkZWZpbmUgU1VCU1lT XzE4MDBYWFhYCQkyMg0KKyNkZWZpbmUgU1VCU1lTXzE4MDFYWFhYCQkyMw0KKyNkZWZpbmUgU1VC U1lTXzE4MDJYWFhYCQkyNA0KKyNkZWZpbmUgU1VCU1lTXzE4MDRYWFhYCQkyNQ0KKyNkZWZpbmUg U1VCU1lTXzE4MDVYWFhYCQkyNg0KKyNkZWZpbmUgU1VCU1lTXzE4MDhYWFhYCQkyNw0KKyNkZWZp bmUgU1VCU1lTXzE4MGFYWFhYCQkyOA0KKyNkZWZpbmUgU1VCU1lTXzE4MGJYWFhYCQkyOQ0KKyNk ZWZpbmUgQ01EUV9TVUJTWVNfT0ZGCQkzMg0KKw0KKy8qIEdDRSBoYXJkd2FyZSBldmVudHMgKi8N CisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9SRE1BMF9TT0YJCTANCisjZGVmaW5lIENNRFFfRVZF TlRfRElTUF9SRE1BMV9TT0YJCTENCisjZGVmaW5lIENNRFFfRVZFTlRfTURQX1JETUEwX1NPRgkJ Mg0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfUkRNQTFfU09GCQkzDQorI2RlZmluZSBDTURRX0VW RU5UX01EUF9SU1owX1NPRgkJCTQNCisjZGVmaW5lIENNRFFfRVZFTlRfTURQX1JTWjFfU09GCQkJ NQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfVERTSFBfU09GCQk2DQorI2RlZmluZSBDTURRX0VW RU5UX01EUF9XUk9UMF9TT0YJCTcNCisjZGVmaW5lIENNRFFfRVZFTlRfTURQX1dST1QxX1NPRgkJ OA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX09WTDBfU09GCQk5DQorI2RlZmluZSBDTURRX0VW RU5UX0RJU1BfMkxfT1ZMMF9TT0YJCTEwDQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfMkxfT1ZM MV9TT0YJCTExDQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfV0RNQTBfU09GCQkxMg0KKyNkZWZp bmUgQ01EUV9FVkVOVF9ESVNQX0NPTE9SMF9TT0YJCTEzDQorI2RlZmluZSBDTURRX0VWRU5UX0RJ U1BfQ0NPUlIwX1NPRgkJMTQNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9BQUwwX1NPRgkJMTUN CisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9HQU1NQTBfU09GCQkxNg0KKyNkZWZpbmUgQ01EUV9F VkVOVF9ESVNQX0RJVEhFUjBfU09GCQkxNw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1BXTTBf U09GCQkxOA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX0RTSTBfU09GCQkxOQ0KKyNkZWZpbmUg Q01EUV9FVkVOVF9ESVNQX0RQSTBfU09GCQkyMA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1BP U1RNQVNLMF9TT0YJCTIxDQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUlNaMF9TT0YJCTIyDQor I2RlZmluZSBDTURRX0VWRU5UX01EUF9BQUxfU09GCQkJMjMNCisjZGVmaW5lIENNRFFfRVZFTlRf TURQX0NDT1JSX1NPRgkJMjQNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9EQkkwX1NPRgkJMjUN CisjZGVmaW5lIENNRFFfRVZFTlRfSVNQX1JFTEFZX1NPRgkJMjYNCisjZGVmaW5lIENNRFFfRVZF TlRfSVBVX1JFTEFZX1NPRgkJMjcNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9SRE1BMF9FT0YJ CTI4DQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUkRNQTFfRU9GCQkyOQ0KKyNkZWZpbmUgQ01E UV9FVkVOVF9NRFBfUkRNQTBfRU9GCQkzMA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfUkRNQTFf RU9GCQkzMQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfUlNaMF9FT0YJCQkzMg0KKyNkZWZpbmUg Q01EUV9FVkVOVF9NRFBfUlNaMV9FT0YJCQkzMw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfVERT SFBfRU9GCQkzNA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRFBfV1JPVDBfV19FT0YJCTM1DQorI2Rl ZmluZSBDTURRX0VWRU5UX01EUF9XUk9UMV9XX0VPRgkJMzYNCisjZGVmaW5lIENNRFFfRVZFTlRf RElTUF9PVkwwX0VPRgkJMzcNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF8yTF9PVkwwX0VPRgkJ MzgNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF8yTF9PVkwxX0VPRgkJMzkNCisjZGVmaW5lIENN RFFfRVZFTlRfRElTUF9XRE1BMF9FT0YJCTQwDQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfQ09M T1IwX0VPRgkJNDENCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9DQ09SUjBfRU9GCQk0Mg0KKyNk ZWZpbmUgQ01EUV9FVkVOVF9ESVNQX0FBTDBfRU9GCQk0Mw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9E SVNQX0dBTU1BMF9FT0YJCTQ0DQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfRElUSEVSMF9FT0YJ CTQ1DQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfRFNJMF9FT0YJCTQ2DQorI2RlZmluZSBDTURR X0VWRU5UX0RJU1BfRFBJMF9FT0YJCTQ3DQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUlNaMF9F T0YJCTQ5DQorI2RlZmluZSBDTURRX0VWRU5UX01EUF9BQUxfRlJBTUVfRE9ORQkJNTANCisjZGVm aW5lIENNRFFfRVZFTlRfTURQX0NDT1JSX0ZSQU1FX0RPTkUJCTUxDQorI2RlZmluZSBDTURRX0VW RU5UX0RJU1BfUE9TVE1BU0swX0ZSQU1FX0RPTkUJNTINCisjZGVmaW5lIENNRFFfRVZFTlRfTVVU RVgwX1NUUkVBTV9FT0YJCTEzMA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDFfU1RSRUFNX0VP RgkJMTMxDQorI2RlZmluZSBDTURRX0VWRU5UX01VVEVYMl9TVFJFQU1fRU9GCQkxMzINCisjZGVm aW5lIENNRFFfRVZFTlRfTVVURVgzX1NUUkVBTV9FT0YJCTEzMw0KKyNkZWZpbmUgQ01EUV9FVkVO VF9NVVRFWDRfU1RSRUFNX0VPRgkJMTM0DQorI2RlZmluZSBDTURRX0VWRU5UX01VVEVYNV9TVFJF QU1fRU9GCQkxMzUNCisjZGVmaW5lIENNRFFfRVZFTlRfTVVURVg2X1NUUkVBTV9FT0YJCTEzNg0K KyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDdfU1RSRUFNX0VPRgkJMTM3DQorI2RlZmluZSBDTURR X0VWRU5UX01VVEVYOF9TVFJFQU1fRU9GCQkxMzgNCisjZGVmaW5lIENNRFFfRVZFTlRfTVVURVg5 X1NUUkVBTV9FT0YJCTEzOQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDEwX1NUUkVBTV9FT0YJ CTE0MA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NVVRFWDExX1NUUkVBTV9FT0YJCTE0MQ0KKyNkZWZp bmUgQ01EUV9FVkVOVF9ESVNQX1JETUEwX1VOREVSUlVOCQkxNDINCisjZGVmaW5lIENNRFFfRVZF TlRfRElTUF9SRE1BMV9VTkRFUlJVTgkJMTQzDQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUkRN QTJfVU5ERVJSVU4JCTE0NA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1JETUEzX1VOREVSUlVO CQkxNDUNCisjZGVmaW5lIENNRFFfRVZFTlRfRFNJMF9URQkJCTE0Ng0KKyNkZWZpbmUgQ01EUV9F VkVOVF9EU0kwX0lSUV9FVkVOVAkJMTQ3DQorI2RlZmluZSBDTURRX0VWRU5UX0RTSTBfRE9ORV9F VkVOVAkJMTQ4DQorI2RlZmluZSBDTURRX0VWRU5UX0RJU1BfUE9TVE1BU0swX1JTVF9ET05FCTE1 MA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX1dETUEwX1JTVF9ET05FCQkxNTENCisjZGVmaW5l IENNRFFfRVZFTlRfTURQX1dST1QwX1JTVF9ET05FCQkxNTMNCisjZGVmaW5lIENNRFFfRVZFTlRf TURQX1JETUEwX1JTVF9ET05FCQkxNTQNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9PVkwwX1JT VF9ET05FCQkxNTUNCisjZGVmaW5lIENNRFFfRVZFTlRfRElTUF9PVkwwXzJMX1JTVF9ET05FCTE1 Ng0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVNQX09WTDFfMkxfUlNUX0RPTkUJMTU3DQorI2RlZmlu ZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQwX0VPRgkJMjU3DQorI2RlZmluZSBDTURRX0VWRU5U X0RJUF9DUV9USFJFQUQxX0VPRgkJMjU4DQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJF QUQyX0VPRgkJMjU5DQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQzX0VPRgkJMjYw DQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQ0X0VPRgkJMjYxDQorI2RlZmluZSBD TURRX0VWRU5UX0RJUF9DUV9USFJFQUQ1X0VPRgkJMjYyDQorI2RlZmluZSBDTURRX0VWRU5UX0RJ UF9DUV9USFJFQUQ2X0VPRgkJMjYzDQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQ3 X0VPRgkJMjY0DQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQ4X0VPRgkJMjY1DQor I2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQ5X0VPRgkJMjY2DQorI2RlZmluZSBDTURR X0VWRU5UX0RJUF9DUV9USFJFQUQxMF9FT0YJCTI2Nw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVBf Q1FfVEhSRUFEMTFfRU9GCQkyNjgNCisjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDEy X0VPRgkJMjY5DQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9DUV9USFJFQUQxM19FT0YJCTI3MA0K KyNkZWZpbmUgQ01EUV9FVkVOVF9ESVBfQ1FfVEhSRUFEMTRfRU9GCQkyNzENCisjZGVmaW5lIENN RFFfRVZFTlRfRElQX0NRX1RIUkVBRDE1X0VPRgkJMjcyDQorI2RlZmluZSBDTURRX0VWRU5UX0RJ UF9DUV9USFJFQUQxNl9FT0YJCTI3Mw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9ESVBfQ1FfVEhSRUFE MTdfRU9GCQkyNzQNCisjZGVmaW5lIENNRFFfRVZFTlRfRElQX0NRX1RIUkVBRDE4X0VPRgkJMjc1 DQorI2RlZmluZSBDTURRX0VWRU5UX0RJUF9ETUFfRVJSX0VWRU5UCQkyNzYNCisjZGVmaW5lIENN RFFfRVZFTlRfQU1EX0ZSQU1FX0RPTkUJCTI3Nw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9NRkJfRE9O RQkJCTI3OA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9XUEVfQV9FT0YJCQkyNzkNCisjZGVmaW5lIENN RFFfRVZFTlRfVkVOQ19FT0YJCQkyODkNCisjZGVmaW5lIENNRFFfRVZFTlRfVkVOQ19DTURRX1BB VVNFX0RPTkUJCTI5MA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9KUEVHX0VOQ19FT0YJCQkyOTENCisj ZGVmaW5lIENNRFFfRVZFTlRfVkVOQ19NQl9ET05FCQkJMjkyDQorI2RlZmluZSBDTURRX0VWRU5U X1ZFTkNfMTI4QllURV9DTlRfRE9ORQkyOTMNCisjZGVmaW5lIENNRFFfRVZFTlRfSVNQX0ZSQU1F X0RPTkVfQQkJMzIxDQorI2RlZmluZSBDTURRX0VWRU5UX0lTUF9GUkFNRV9ET05FX0IJCTMyMg0K KyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfRlJBTUVfRE9ORV9DCQkzMjMNCisjZGVmaW5lIENNRFFf RVZFTlRfSVNQX0NBTVNWXzBfUEFTUzFfRE9ORQkzMjQNCisjZGVmaW5lIENNRFFfRVZFTlRfSVNQ X0NBTVNWXzBfMl9QQVNTMV9ET05FCTMyNQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfQ0FNU1Zf MV9QQVNTMV9ET05FCTMyNg0KKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfQ0FNU1ZfMl9QQVNTMV9E T05FCTMyNw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfQ0FNU1ZfM19QQVNTMV9ET05FCTMyOA0K KyNkZWZpbmUgQ01EUV9FVkVOVF9JU1BfVFNGX0RPTkUJCQkzMjkNCisjZGVmaW5lIENNRFFfRVZF TlRfU0VOSU5GXzBfRklGT19GVUxMCQkzMzANCisjZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzFf RklGT19GVUxMCQkzMzENCisjZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzJfRklGT19GVUxMCQkz MzINCisjZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzNfRklGT19GVUxMCQkzMzMNCisjZGVmaW5l IENNRFFfRVZFTlRfU0VOSU5GXzRfRklGT19GVUxMCQkzMzQNCisjZGVmaW5lIENNRFFfRVZFTlRf U0VOSU5GXzVfRklGT19GVUxMCQkzMzUNCisjZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzZfRklG T19GVUxMCQkzMzYNCisjZGVmaW5lIENNRFFfRVZFTlRfU0VOSU5GXzdfRklGT19GVUxMCQkzMzcN CisjZGVmaW5lIENNRFFfRVZFTlRfVEdfT1ZSVU5fQV9JTlRfRExZCQkzMzgNCisjZGVmaW5lIENN RFFfRVZFTlRfVEdfT1ZSVU5fQl9JTlRfRExZCQkzMzkNCisjZGVmaW5lIENNRFFfRVZFTlRfVEdf T1ZSVU5fQ19JTlQJCTM0MA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9UR19HUkFCRVJSX0FfSU5UX0RM WQkJMzQxDQorI2RlZmluZSBDTURRX0VWRU5UX1RHX0dSQUJFUlJfQl9JTlRfRExZCQkzNDINCisj ZGVmaW5lIENNRFFfRVZFTlRfVEdfR1JBQkVSUl9DX0lOVAkJMzQzDQorI2RlZmluZSBDTURRX0VW RU5UX0NRX1ZSX1NOQVBfQV9JTlRfRExZCQkzNDQNCisjZGVmaW5lIENNRFFfRVZFTlRfQ1FfVlJf U05BUF9CX0lOVF9ETFkJCTM0NQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9DUV9WUl9TTkFQX0NfSU5U CQkzNDYNCisjZGVmaW5lIENNRFFfRVZFTlRfRE1BX1IxX0VSUk9SX0FfSU5UX0RMWQkzNDcNCisj ZGVmaW5lIENNRFFfRVZFTlRfRE1BX1IxX0VSUk9SX0JfSU5UX0RMWQkzNDgNCisjZGVmaW5lIENN RFFfRVZFTlRfRE1BX1IxX0VSUk9SX0NfSU5UCQkzNDkNCisjZGVmaW5lIENNRFFfRVZFTlRfQVBV X0dDRV9DT1JFMF9FVkVOVF8wCTM1Mw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9BUFVfR0NFX0NPUkUw X0VWRU5UXzEJMzU0DQorI2RlZmluZSBDTURRX0VWRU5UX0FQVV9HQ0VfQ09SRTBfRVZFTlRfMgkz NTUNCisjZGVmaW5lIENNRFFfRVZFTlRfQVBVX0dDRV9DT1JFMF9FVkVOVF8zCTM1Ng0KKyNkZWZp bmUgQ01EUV9FVkVOVF9BUFVfR0NFX0NPUkUxX0VWRU5UXzAJMzg1DQorI2RlZmluZSBDTURRX0VW RU5UX0FQVV9HQ0VfQ09SRTFfRVZFTlRfMQkzODYNCisjZGVmaW5lIENNRFFfRVZFTlRfQVBVX0dD RV9DT1JFMV9FVkVOVF8yCTM4Nw0KKyNkZWZpbmUgQ01EUV9FVkVOVF9BUFVfR0NFX0NPUkUxX0VW RU5UXzMJMzg4DQorI2RlZmluZSBDTURRX0VWRU5UX1ZERUNfRVZFTlRfMAkJCTQxNg0KKyNkZWZp bmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEJCQk0MTcNCisjZGVmaW5lIENNRFFfRVZFTlRfVkRF Q19FVkVOVF8yCQkJNDE4DQorI2RlZmluZSBDTURRX0VWRU5UX1ZERUNfRVZFTlRfMwkJCTQxOQ0K KyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzQJCQk0MjANCisjZGVmaW5lIENNRFFfRVZF TlRfVkRFQ19FVkVOVF81CQkJNDIxDQorI2RlZmluZSBDTURRX0VWRU5UX1ZERUNfRVZFTlRfNgkJ CTQyMg0KKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzcJCQk0MjMNCisjZGVmaW5lIENN RFFfRVZFTlRfVkRFQ19FVkVOVF84CQkJNDI0DQorI2RlZmluZSBDTURRX0VWRU5UX1ZERUNfRVZF TlRfOQkJCTQyNQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEwCQk0MjYNCisjZGVm aW5lIENNRFFfRVZFTlRfVkRFQ19FVkVOVF8xMQkJNDI3DQorI2RlZmluZSBDTURRX0VWRU5UX1ZE RUNfRVZFTlRfMTIJCTQyOA0KKyNkZWZpbmUgQ01EUV9FVkVOVF9WREVDX0VWRU5UXzEzCQk0MjkN CisjZGVmaW5lIENNRFFfRVZFTlRfVkRFQ19FVkVOVF8xNAkJNDMwDQorI2RlZmluZSBDTURRX0VW RU5UX1ZERUNfRVZFTlRfMTUJCTQzMQ0KKyNkZWZpbmUgQ01EUV9FVkVOVF9GRFZUX0RPTkUJCQk0 NDkNCisjZGVmaW5lIENNRFFfRVZFTlRfRkVfRE9ORQkJCTQ1MA0KKyNkZWZpbmUgQ01EUV9FVkVO VF9SU0NfRU9GCQkJNDUxDQorI2RlZmluZSBDTURRX0VWRU5UX0RWU19ET05FX0FTWU5DX1NIT1QJ CTQ1Mg0KKyNkZWZpbmUgQ01EUV9FVkVOVF9EVlBfRE9ORV9BU1lOQ19TSE9UCQk0NTMNCisjZGVm aW5lIENNRFFfRVZFTlRfRFNJMF9URV9JTkZSQQkJODk4DQorDQorI2VuZGlmDQotLSANCjIuMTgu MA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 749DCC433DF for ; Thu, 28 May 2020 17:06:32 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 05C3D20721 for ; Thu, 28 May 2020 17:06:32 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="h5Sm499i"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="GHMrFcf4" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 05C3D20721 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=rjSetoXVBFKcohpDZAf5g0Rckxm4PRHu2HC5Ara7TiE=; b=h5Sm499ihLzObG EYfwE7spbMcB43pkxoMrS5jXduPldRieh1GJx2rQwEDwI6gLNVc7c0m1ePEkPMrc3hgH87H3rg3pw XpH7/zdaNZhROBGyruFU2gjDTgbABXkVjnu0OLF/7tF5R179RjkuJVFFYVG4zLdAMNlg1cJ5lvgBC qvRijy3TtR7v48H7qx/VOgYP8Kkr/Y7rwS01TJc80cLi1UM7w86LanTNbHXVp5VQJHo7jkjlgeSxq sHyuz5LBmO/9xdSci6kDBERo4cXYEM7Q2l7v7Lsv4ZC6Z5RnibaIsP+QVnF9d/SdoNOsmh1Judf/h S80G6QZBp9EwYqnY/cSQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jeLz1-0000zK-1b; Thu, 28 May 2020 17:06:19 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jeLy7-0000AH-8e; Thu, 28 May 2020 17:05:25 +0000 X-UUID: c5fd76c8520544339e9e87f91c17db68-20200528 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xrwn2Nf5VE1A0V8H6tdgcbvBXDbJI4cjOq+ERDxyBvA=; b=GHMrFcf4b+qilhY1qJNsxCv9iQeNxcfOOAu/Vo3RU8ZuB4JZvKgwBxEdzGZ45acCQKHsFoXpnGHu8mctVjky9HcBVaPVJAzxZIAnQZMLOmwQAYBPlSqPpDnoDdo1w658G6qnfQlrjgBq2WHTwE/QAOBtC/yKgnvy+vXqbOGpcoo=; X-UUID: c5fd76c8520544339e9e87f91c17db68-20200528 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1994166539; Thu, 28 May 2020 09:04:53 -0800 Received: from mtkmbs05n1.mediatek.inc (172.21.101.15) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 28 May 2020 10:05:09 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 29 May 2020 01:05:07 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 29 May 2020 01:05:07 +0800 From: Dennis YC Hsieh To: Rob Herring , Mark Rutland , Matthias Brugger , Jassi Brar , Philipp Zabel , "David Airlie" , Daniel Vetter Subject: [PATCH v6 01/16] dt-binding: gce: add gce header file for mt6779 Date: Fri, 29 May 2020 01:04:37 +0800 Message-ID: <1590685491-17107-3-git-send-email-dennis-yc.hsieh@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200528_100523_330729_836422CA X-CRM114-Status: GOOD ( 11.59 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, wsd_upstream@mediatek.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, HS Liao , Dennis YC Hsieh , linux-mediatek@lists.infradead.org, Houlong Wei , Bibby Hsieh , CK Hu , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add documentation for the mt6779 gce. Add gce header file defined the gce hardware event, subsys number and constant for mt6779. Signed-off-by: Dennis YC Hsieh Reviewed-by: Rob Herring Reviewed-by: CK Hu --- .../devicetree/bindings/mailbox/mtk-gce.txt | 8 +- include/dt-bindings/gce/mt6779-gce.h | 222 ++++++++++++++++++ 2 files changed, 227 insertions(+), 3 deletions(-) create mode 100644 include/dt-bindings/gce/mt6779-gce.h diff --git a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt index 7b13787ab13d..82c0a83fed09 100644 --- a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt +++ b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt @@ -9,7 +9,8 @@ CMDQ driver uses mailbox framework for communication. Please refer to mailbox.txt for generic information about mailbox device-tree bindings. Required properties: -- compatible: can be "mediatek,mt8173-gce" or "mediatek,mt8183-gce" +- compatible: can be "mediatek,mt8173-gce", "mediatek,mt8183-gce" or + "mediatek,mt6779-gce". - reg: Address range of the GCE unit - interrupts: The interrupt signal from the GCE block - clock: Clocks according to the common clock binding @@ -36,8 +37,9 @@ Optional properties for a client device: start_offset: the start offset of register address that GCE can access. size: the total size of register address that GCE can access. -Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h' -or 'dt-binding/gce/mt8183-gce.h'. Such as sub-system ids, thread priority, event ids. +Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h', +'dt-binding/gce/mt8183-gce.h' or 'dt-bindings/gce/mt6779-gce.h'. Such as +sub-system ids, thread priority, event ids. Example: diff --git a/include/dt-bindings/gce/mt6779-gce.h b/include/dt-bindings/gce/mt6779-gce.h new file mode 100644 index 000000000000..06101316ace4 --- /dev/null +++ b/include/dt-bindings/gce/mt6779-gce.h @@ -0,0 +1,222 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Dennis-YC Hsieh + */ + +#ifndef _DT_BINDINGS_GCE_MT6779_H +#define _DT_BINDINGS_GCE_MT6779_H + +#define CMDQ_NO_TIMEOUT 0xffffffff + +/* GCE HW thread priority */ +#define CMDQ_THR_PRIO_LOWEST 0 +#define CMDQ_THR_PRIO_1 1 +#define CMDQ_THR_PRIO_2 2 +#define CMDQ_THR_PRIO_3 3 +#define CMDQ_THR_PRIO_4 4 +#define CMDQ_THR_PRIO_5 5 +#define CMDQ_THR_PRIO_6 6 +#define CMDQ_THR_PRIO_HIGHEST 7 + +/* GCE subsys table */ +#define SUBSYS_1300XXXX 0 +#define SUBSYS_1400XXXX 1 +#define SUBSYS_1401XXXX 2 +#define SUBSYS_1402XXXX 3 +#define SUBSYS_1502XXXX 4 +#define SUBSYS_1880XXXX 5 +#define SUBSYS_1881XXXX 6 +#define SUBSYS_1882XXXX 7 +#define SUBSYS_1883XXXX 8 +#define SUBSYS_1884XXXX 9 +#define SUBSYS_1000XXXX 10 +#define SUBSYS_1001XXXX 11 +#define SUBSYS_1002XXXX 12 +#define SUBSYS_1003XXXX 13 +#define SUBSYS_1004XXXX 14 +#define SUBSYS_1005XXXX 15 +#define SUBSYS_1020XXXX 16 +#define SUBSYS_1028XXXX 17 +#define SUBSYS_1700XXXX 18 +#define SUBSYS_1701XXXX 19 +#define SUBSYS_1702XXXX 20 +#define SUBSYS_1703XXXX 21 +#define SUBSYS_1800XXXX 22 +#define SUBSYS_1801XXXX 23 +#define SUBSYS_1802XXXX 24 +#define SUBSYS_1804XXXX 25 +#define SUBSYS_1805XXXX 26 +#define SUBSYS_1808XXXX 27 +#define SUBSYS_180aXXXX 28 +#define SUBSYS_180bXXXX 29 +#define CMDQ_SUBSYS_OFF 32 + +/* GCE hardware events */ +#define CMDQ_EVENT_DISP_RDMA0_SOF 0 +#define CMDQ_EVENT_DISP_RDMA1_SOF 1 +#define CMDQ_EVENT_MDP_RDMA0_SOF 2 +#define CMDQ_EVENT_MDP_RDMA1_SOF 3 +#define CMDQ_EVENT_MDP_RSZ0_SOF 4 +#define CMDQ_EVENT_MDP_RSZ1_SOF 5 +#define CMDQ_EVENT_MDP_TDSHP_SOF 6 +#define CMDQ_EVENT_MDP_WROT0_SOF 7 +#define CMDQ_EVENT_MDP_WROT1_SOF 8 +#define CMDQ_EVENT_DISP_OVL0_SOF 9 +#define CMDQ_EVENT_DISP_2L_OVL0_SOF 10 +#define CMDQ_EVENT_DISP_2L_OVL1_SOF 11 +#define CMDQ_EVENT_DISP_WDMA0_SOF 12 +#define CMDQ_EVENT_DISP_COLOR0_SOF 13 +#define CMDQ_EVENT_DISP_CCORR0_SOF 14 +#define CMDQ_EVENT_DISP_AAL0_SOF 15 +#define CMDQ_EVENT_DISP_GAMMA0_SOF 16 +#define CMDQ_EVENT_DISP_DITHER0_SOF 17 +#define CMDQ_EVENT_DISP_PWM0_SOF 18 +#define CMDQ_EVENT_DISP_DSI0_SOF 19 +#define CMDQ_EVENT_DISP_DPI0_SOF 20 +#define CMDQ_EVENT_DISP_POSTMASK0_SOF 21 +#define CMDQ_EVENT_DISP_RSZ0_SOF 22 +#define CMDQ_EVENT_MDP_AAL_SOF 23 +#define CMDQ_EVENT_MDP_CCORR_SOF 24 +#define CMDQ_EVENT_DISP_DBI0_SOF 25 +#define CMDQ_EVENT_ISP_RELAY_SOF 26 +#define CMDQ_EVENT_IPU_RELAY_SOF 27 +#define CMDQ_EVENT_DISP_RDMA0_EOF 28 +#define CMDQ_EVENT_DISP_RDMA1_EOF 29 +#define CMDQ_EVENT_MDP_RDMA0_EOF 30 +#define CMDQ_EVENT_MDP_RDMA1_EOF 31 +#define CMDQ_EVENT_MDP_RSZ0_EOF 32 +#define CMDQ_EVENT_MDP_RSZ1_EOF 33 +#define CMDQ_EVENT_MDP_TDSHP_EOF 34 +#define CMDQ_EVENT_MDP_WROT0_W_EOF 35 +#define CMDQ_EVENT_MDP_WROT1_W_EOF 36 +#define CMDQ_EVENT_DISP_OVL0_EOF 37 +#define CMDQ_EVENT_DISP_2L_OVL0_EOF 38 +#define CMDQ_EVENT_DISP_2L_OVL1_EOF 39 +#define CMDQ_EVENT_DISP_WDMA0_EOF 40 +#define CMDQ_EVENT_DISP_COLOR0_EOF 41 +#define CMDQ_EVENT_DISP_CCORR0_EOF 42 +#define CMDQ_EVENT_DISP_AAL0_EOF 43 +#define CMDQ_EVENT_DISP_GAMMA0_EOF 44 +#define CMDQ_EVENT_DISP_DITHER0_EOF 45 +#define CMDQ_EVENT_DISP_DSI0_EOF 46 +#define CMDQ_EVENT_DISP_DPI0_EOF 47 +#define CMDQ_EVENT_DISP_RSZ0_EOF 49 +#define CMDQ_EVENT_MDP_AAL_FRAME_DONE 50 +#define CMDQ_EVENT_MDP_CCORR_FRAME_DONE 51 +#define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE 52 +#define CMDQ_EVENT_MUTEX0_STREAM_EOF 130 +#define CMDQ_EVENT_MUTEX1_STREAM_EOF 131 +#define CMDQ_EVENT_MUTEX2_STREAM_EOF 132 +#define CMDQ_EVENT_MUTEX3_STREAM_EOF 133 +#define CMDQ_EVENT_MUTEX4_STREAM_EOF 134 +#define CMDQ_EVENT_MUTEX5_STREAM_EOF 135 +#define CMDQ_EVENT_MUTEX6_STREAM_EOF 136 +#define CMDQ_EVENT_MUTEX7_STREAM_EOF 137 +#define CMDQ_EVENT_MUTEX8_STREAM_EOF 138 +#define CMDQ_EVENT_MUTEX9_STREAM_EOF 139 +#define CMDQ_EVENT_MUTEX10_STREAM_EOF 140 +#define CMDQ_EVENT_MUTEX11_STREAM_EOF 141 +#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN 142 +#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN 143 +#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN 144 +#define CMDQ_EVENT_DISP_RDMA3_UNDERRUN 145 +#define CMDQ_EVENT_DSI0_TE 146 +#define CMDQ_EVENT_DSI0_IRQ_EVENT 147 +#define CMDQ_EVENT_DSI0_DONE_EVENT 148 +#define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE 150 +#define CMDQ_EVENT_DISP_WDMA0_RST_DONE 151 +#define CMDQ_EVENT_MDP_WROT0_RST_DONE 153 +#define CMDQ_EVENT_MDP_RDMA0_RST_DONE 154 +#define CMDQ_EVENT_DISP_OVL0_RST_DONE 155 +#define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE 156 +#define CMDQ_EVENT_DISP_OVL1_2L_RST_DONE 157 +#define CMDQ_EVENT_DIP_CQ_THREAD0_EOF 257 +#define CMDQ_EVENT_DIP_CQ_THREAD1_EOF 258 +#define CMDQ_EVENT_DIP_CQ_THREAD2_EOF 259 +#define CMDQ_EVENT_DIP_CQ_THREAD3_EOF 260 +#define CMDQ_EVENT_DIP_CQ_THREAD4_EOF 261 +#define CMDQ_EVENT_DIP_CQ_THREAD5_EOF 262 +#define CMDQ_EVENT_DIP_CQ_THREAD6_EOF 263 +#define CMDQ_EVENT_DIP_CQ_THREAD7_EOF 264 +#define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265 +#define CMDQ_EVENT_DIP_CQ_THREAD9_EOF 266 +#define CMDQ_EVENT_DIP_CQ_THREAD10_EOF 267 +#define CMDQ_EVENT_DIP_CQ_THREAD11_EOF 268 +#define CMDQ_EVENT_DIP_CQ_THREAD12_EOF 269 +#define CMDQ_EVENT_DIP_CQ_THREAD13_EOF 270 +#define CMDQ_EVENT_DIP_CQ_THREAD14_EOF 271 +#define CMDQ_EVENT_DIP_CQ_THREAD15_EOF 272 +#define CMDQ_EVENT_DIP_CQ_THREAD16_EOF 273 +#define CMDQ_EVENT_DIP_CQ_THREAD17_EOF 274 +#define CMDQ_EVENT_DIP_CQ_THREAD18_EOF 275 +#define CMDQ_EVENT_DIP_DMA_ERR_EVENT 276 +#define CMDQ_EVENT_AMD_FRAME_DONE 277 +#define CMDQ_EVENT_MFB_DONE 278 +#define CMDQ_EVENT_WPE_A_EOF 279 +#define CMDQ_EVENT_VENC_EOF 289 +#define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 290 +#define CMDQ_EVENT_JPEG_ENC_EOF 291 +#define CMDQ_EVENT_VENC_MB_DONE 292 +#define CMDQ_EVENT_VENC_128BYTE_CNT_DONE 293 +#define CMDQ_EVENT_ISP_FRAME_DONE_A 321 +#define CMDQ_EVENT_ISP_FRAME_DONE_B 322 +#define CMDQ_EVENT_ISP_FRAME_DONE_C 323 +#define CMDQ_EVENT_ISP_CAMSV_0_PASS1_DONE 324 +#define CMDQ_EVENT_ISP_CAMSV_0_2_PASS1_DONE 325 +#define CMDQ_EVENT_ISP_CAMSV_1_PASS1_DONE 326 +#define CMDQ_EVENT_ISP_CAMSV_2_PASS1_DONE 327 +#define CMDQ_EVENT_ISP_CAMSV_3_PASS1_DONE 328 +#define CMDQ_EVENT_ISP_TSF_DONE 329 +#define CMDQ_EVENT_SENINF_0_FIFO_FULL 330 +#define CMDQ_EVENT_SENINF_1_FIFO_FULL 331 +#define CMDQ_EVENT_SENINF_2_FIFO_FULL 332 +#define CMDQ_EVENT_SENINF_3_FIFO_FULL 333 +#define CMDQ_EVENT_SENINF_4_FIFO_FULL 334 +#define CMDQ_EVENT_SENINF_5_FIFO_FULL 335 +#define CMDQ_EVENT_SENINF_6_FIFO_FULL 336 +#define CMDQ_EVENT_SENINF_7_FIFO_FULL 337 +#define CMDQ_EVENT_TG_OVRUN_A_INT_DLY 338 +#define CMDQ_EVENT_TG_OVRUN_B_INT_DLY 339 +#define CMDQ_EVENT_TG_OVRUN_C_INT 340 +#define CMDQ_EVENT_TG_GRABERR_A_INT_DLY 341 +#define CMDQ_EVENT_TG_GRABERR_B_INT_DLY 342 +#define CMDQ_EVENT_TG_GRABERR_C_INT 343 +#define CMDQ_EVENT_CQ_VR_SNAP_A_INT_DLY 344 +#define CMDQ_EVENT_CQ_VR_SNAP_B_INT_DLY 345 +#define CMDQ_EVENT_CQ_VR_SNAP_C_INT 346 +#define CMDQ_EVENT_DMA_R1_ERROR_A_INT_DLY 347 +#define CMDQ_EVENT_DMA_R1_ERROR_B_INT_DLY 348 +#define CMDQ_EVENT_DMA_R1_ERROR_C_INT 349 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_0 353 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_1 354 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_2 355 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_3 356 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_0 385 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_1 386 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_2 387 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_3 388 +#define CMDQ_EVENT_VDEC_EVENT_0 416 +#define CMDQ_EVENT_VDEC_EVENT_1 417 +#define CMDQ_EVENT_VDEC_EVENT_2 418 +#define CMDQ_EVENT_VDEC_EVENT_3 419 +#define CMDQ_EVENT_VDEC_EVENT_4 420 +#define CMDQ_EVENT_VDEC_EVENT_5 421 +#define CMDQ_EVENT_VDEC_EVENT_6 422 +#define CMDQ_EVENT_VDEC_EVENT_7 423 +#define CMDQ_EVENT_VDEC_EVENT_8 424 +#define CMDQ_EVENT_VDEC_EVENT_9 425 +#define CMDQ_EVENT_VDEC_EVENT_10 426 +#define CMDQ_EVENT_VDEC_EVENT_11 427 +#define CMDQ_EVENT_VDEC_EVENT_12 428 +#define CMDQ_EVENT_VDEC_EVENT_13 429 +#define CMDQ_EVENT_VDEC_EVENT_14 430 +#define CMDQ_EVENT_VDEC_EVENT_15 431 +#define CMDQ_EVENT_FDVT_DONE 449 +#define CMDQ_EVENT_FE_DONE 450 +#define CMDQ_EVENT_RSC_EOF 451 +#define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT 452 +#define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT 453 +#define CMDQ_EVENT_DSI0_TE_INFRA 898 + +#endif -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 70967C433DF for ; Thu, 28 May 2020 17:07:06 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 4486D20721 for ; Thu, 28 May 2020 17:07:06 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="OzkaH0e7"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="GHMrFcf4" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 4486D20721 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=T62cT8DZ0ihjObM7qo4WUoQTS1M6wRrhpgbEcuJTbyQ=; b=OzkaH0e7xSqN4O jTS1MS9qFmlZDY/CRT45ogGO5WwrQ/0hl29NoxZU7R5KZyIbR0aM6osrkTt/Hp6tmjXu99Qn5fe5q 6VWmPiwzmPxdcb5MfDIarNzBSpnouO77BwYARXg188eVwjV9eX4SMSWCbjtCsPJQ8FA8l6nJcM56d VMqHfpuB2rDoCiIqVRlL0t2rBRG48XMDZOXAnH/wxHCtCMhBxqH/HRrVInfQjAjCOdNutYGULOPkY oAbRUlTNmEJ3181o2gHMw31TXdLGnwDgzN/JoH07r+ESnj4E0ErBr3lxuwqbStv69frjv2n5bdSeP gxUwd5PgCpOI1zPGOz2Q==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jeLzl-0001Z7-5U; Thu, 28 May 2020 17:07:05 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jeLy7-0000AH-8e; Thu, 28 May 2020 17:05:25 +0000 X-UUID: c5fd76c8520544339e9e87f91c17db68-20200528 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xrwn2Nf5VE1A0V8H6tdgcbvBXDbJI4cjOq+ERDxyBvA=; b=GHMrFcf4b+qilhY1qJNsxCv9iQeNxcfOOAu/Vo3RU8ZuB4JZvKgwBxEdzGZ45acCQKHsFoXpnGHu8mctVjky9HcBVaPVJAzxZIAnQZMLOmwQAYBPlSqPpDnoDdo1w658G6qnfQlrjgBq2WHTwE/QAOBtC/yKgnvy+vXqbOGpcoo=; X-UUID: c5fd76c8520544339e9e87f91c17db68-20200528 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1994166539; Thu, 28 May 2020 09:04:53 -0800 Received: from mtkmbs05n1.mediatek.inc (172.21.101.15) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 28 May 2020 10:05:09 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 29 May 2020 01:05:07 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 29 May 2020 01:05:07 +0800 From: Dennis YC Hsieh To: Rob Herring , Mark Rutland , Matthias Brugger , Jassi Brar , Philipp Zabel , "David Airlie" , Daniel Vetter Subject: [PATCH v6 01/16] dt-binding: gce: add gce header file for mt6779 Date: Fri, 29 May 2020 01:04:37 +0800 Message-ID: <1590685491-17107-3-git-send-email-dennis-yc.hsieh@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200528_100523_330729_836422CA X-CRM114-Status: GOOD ( 11.59 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, wsd_upstream@mediatek.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, HS Liao , Dennis YC Hsieh , linux-mediatek@lists.infradead.org, Houlong Wei , Bibby Hsieh , CK Hu , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add documentation for the mt6779 gce. Add gce header file defined the gce hardware event, subsys number and constant for mt6779. Signed-off-by: Dennis YC Hsieh Reviewed-by: Rob Herring Reviewed-by: CK Hu --- .../devicetree/bindings/mailbox/mtk-gce.txt | 8 +- include/dt-bindings/gce/mt6779-gce.h | 222 ++++++++++++++++++ 2 files changed, 227 insertions(+), 3 deletions(-) create mode 100644 include/dt-bindings/gce/mt6779-gce.h diff --git a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt index 7b13787ab13d..82c0a83fed09 100644 --- a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt +++ b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt @@ -9,7 +9,8 @@ CMDQ driver uses mailbox framework for communication. Please refer to mailbox.txt for generic information about mailbox device-tree bindings. Required properties: -- compatible: can be "mediatek,mt8173-gce" or "mediatek,mt8183-gce" +- compatible: can be "mediatek,mt8173-gce", "mediatek,mt8183-gce" or + "mediatek,mt6779-gce". - reg: Address range of the GCE unit - interrupts: The interrupt signal from the GCE block - clock: Clocks according to the common clock binding @@ -36,8 +37,9 @@ Optional properties for a client device: start_offset: the start offset of register address that GCE can access. size: the total size of register address that GCE can access. -Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h' -or 'dt-binding/gce/mt8183-gce.h'. Such as sub-system ids, thread priority, event ids. +Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h', +'dt-binding/gce/mt8183-gce.h' or 'dt-bindings/gce/mt6779-gce.h'. Such as +sub-system ids, thread priority, event ids. Example: diff --git a/include/dt-bindings/gce/mt6779-gce.h b/include/dt-bindings/gce/mt6779-gce.h new file mode 100644 index 000000000000..06101316ace4 --- /dev/null +++ b/include/dt-bindings/gce/mt6779-gce.h @@ -0,0 +1,222 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Dennis-YC Hsieh + */ + +#ifndef _DT_BINDINGS_GCE_MT6779_H +#define _DT_BINDINGS_GCE_MT6779_H + +#define CMDQ_NO_TIMEOUT 0xffffffff + +/* GCE HW thread priority */ +#define CMDQ_THR_PRIO_LOWEST 0 +#define CMDQ_THR_PRIO_1 1 +#define CMDQ_THR_PRIO_2 2 +#define CMDQ_THR_PRIO_3 3 +#define CMDQ_THR_PRIO_4 4 +#define CMDQ_THR_PRIO_5 5 +#define CMDQ_THR_PRIO_6 6 +#define CMDQ_THR_PRIO_HIGHEST 7 + +/* GCE subsys table */ +#define SUBSYS_1300XXXX 0 +#define SUBSYS_1400XXXX 1 +#define SUBSYS_1401XXXX 2 +#define SUBSYS_1402XXXX 3 +#define SUBSYS_1502XXXX 4 +#define SUBSYS_1880XXXX 5 +#define SUBSYS_1881XXXX 6 +#define SUBSYS_1882XXXX 7 +#define SUBSYS_1883XXXX 8 +#define SUBSYS_1884XXXX 9 +#define SUBSYS_1000XXXX 10 +#define SUBSYS_1001XXXX 11 +#define SUBSYS_1002XXXX 12 +#define SUBSYS_1003XXXX 13 +#define SUBSYS_1004XXXX 14 +#define SUBSYS_1005XXXX 15 +#define SUBSYS_1020XXXX 16 +#define SUBSYS_1028XXXX 17 +#define SUBSYS_1700XXXX 18 +#define SUBSYS_1701XXXX 19 +#define SUBSYS_1702XXXX 20 +#define SUBSYS_1703XXXX 21 +#define SUBSYS_1800XXXX 22 +#define SUBSYS_1801XXXX 23 +#define SUBSYS_1802XXXX 24 +#define SUBSYS_1804XXXX 25 +#define SUBSYS_1805XXXX 26 +#define SUBSYS_1808XXXX 27 +#define SUBSYS_180aXXXX 28 +#define SUBSYS_180bXXXX 29 +#define CMDQ_SUBSYS_OFF 32 + +/* GCE hardware events */ +#define CMDQ_EVENT_DISP_RDMA0_SOF 0 +#define CMDQ_EVENT_DISP_RDMA1_SOF 1 +#define CMDQ_EVENT_MDP_RDMA0_SOF 2 +#define CMDQ_EVENT_MDP_RDMA1_SOF 3 +#define CMDQ_EVENT_MDP_RSZ0_SOF 4 +#define CMDQ_EVENT_MDP_RSZ1_SOF 5 +#define CMDQ_EVENT_MDP_TDSHP_SOF 6 +#define CMDQ_EVENT_MDP_WROT0_SOF 7 +#define CMDQ_EVENT_MDP_WROT1_SOF 8 +#define CMDQ_EVENT_DISP_OVL0_SOF 9 +#define CMDQ_EVENT_DISP_2L_OVL0_SOF 10 +#define CMDQ_EVENT_DISP_2L_OVL1_SOF 11 +#define CMDQ_EVENT_DISP_WDMA0_SOF 12 +#define CMDQ_EVENT_DISP_COLOR0_SOF 13 +#define CMDQ_EVENT_DISP_CCORR0_SOF 14 +#define CMDQ_EVENT_DISP_AAL0_SOF 15 +#define CMDQ_EVENT_DISP_GAMMA0_SOF 16 +#define CMDQ_EVENT_DISP_DITHER0_SOF 17 +#define CMDQ_EVENT_DISP_PWM0_SOF 18 +#define CMDQ_EVENT_DISP_DSI0_SOF 19 +#define CMDQ_EVENT_DISP_DPI0_SOF 20 +#define CMDQ_EVENT_DISP_POSTMASK0_SOF 21 +#define CMDQ_EVENT_DISP_RSZ0_SOF 22 +#define CMDQ_EVENT_MDP_AAL_SOF 23 +#define CMDQ_EVENT_MDP_CCORR_SOF 24 +#define CMDQ_EVENT_DISP_DBI0_SOF 25 +#define CMDQ_EVENT_ISP_RELAY_SOF 26 +#define CMDQ_EVENT_IPU_RELAY_SOF 27 +#define CMDQ_EVENT_DISP_RDMA0_EOF 28 +#define CMDQ_EVENT_DISP_RDMA1_EOF 29 +#define CMDQ_EVENT_MDP_RDMA0_EOF 30 +#define CMDQ_EVENT_MDP_RDMA1_EOF 31 +#define CMDQ_EVENT_MDP_RSZ0_EOF 32 +#define CMDQ_EVENT_MDP_RSZ1_EOF 33 +#define CMDQ_EVENT_MDP_TDSHP_EOF 34 +#define CMDQ_EVENT_MDP_WROT0_W_EOF 35 +#define CMDQ_EVENT_MDP_WROT1_W_EOF 36 +#define CMDQ_EVENT_DISP_OVL0_EOF 37 +#define CMDQ_EVENT_DISP_2L_OVL0_EOF 38 +#define CMDQ_EVENT_DISP_2L_OVL1_EOF 39 +#define CMDQ_EVENT_DISP_WDMA0_EOF 40 +#define CMDQ_EVENT_DISP_COLOR0_EOF 41 +#define CMDQ_EVENT_DISP_CCORR0_EOF 42 +#define CMDQ_EVENT_DISP_AAL0_EOF 43 +#define CMDQ_EVENT_DISP_GAMMA0_EOF 44 +#define CMDQ_EVENT_DISP_DITHER0_EOF 45 +#define CMDQ_EVENT_DISP_DSI0_EOF 46 +#define CMDQ_EVENT_DISP_DPI0_EOF 47 +#define CMDQ_EVENT_DISP_RSZ0_EOF 49 +#define CMDQ_EVENT_MDP_AAL_FRAME_DONE 50 +#define CMDQ_EVENT_MDP_CCORR_FRAME_DONE 51 +#define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE 52 +#define CMDQ_EVENT_MUTEX0_STREAM_EOF 130 +#define CMDQ_EVENT_MUTEX1_STREAM_EOF 131 +#define CMDQ_EVENT_MUTEX2_STREAM_EOF 132 +#define CMDQ_EVENT_MUTEX3_STREAM_EOF 133 +#define CMDQ_EVENT_MUTEX4_STREAM_EOF 134 +#define CMDQ_EVENT_MUTEX5_STREAM_EOF 135 +#define CMDQ_EVENT_MUTEX6_STREAM_EOF 136 +#define CMDQ_EVENT_MUTEX7_STREAM_EOF 137 +#define CMDQ_EVENT_MUTEX8_STREAM_EOF 138 +#define CMDQ_EVENT_MUTEX9_STREAM_EOF 139 +#define CMDQ_EVENT_MUTEX10_STREAM_EOF 140 +#define CMDQ_EVENT_MUTEX11_STREAM_EOF 141 +#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN 142 +#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN 143 +#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN 144 +#define CMDQ_EVENT_DISP_RDMA3_UNDERRUN 145 +#define CMDQ_EVENT_DSI0_TE 146 +#define CMDQ_EVENT_DSI0_IRQ_EVENT 147 +#define CMDQ_EVENT_DSI0_DONE_EVENT 148 +#define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE 150 +#define CMDQ_EVENT_DISP_WDMA0_RST_DONE 151 +#define CMDQ_EVENT_MDP_WROT0_RST_DONE 153 +#define CMDQ_EVENT_MDP_RDMA0_RST_DONE 154 +#define CMDQ_EVENT_DISP_OVL0_RST_DONE 155 +#define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE 156 +#define CMDQ_EVENT_DISP_OVL1_2L_RST_DONE 157 +#define CMDQ_EVENT_DIP_CQ_THREAD0_EOF 257 +#define CMDQ_EVENT_DIP_CQ_THREAD1_EOF 258 +#define CMDQ_EVENT_DIP_CQ_THREAD2_EOF 259 +#define CMDQ_EVENT_DIP_CQ_THREAD3_EOF 260 +#define CMDQ_EVENT_DIP_CQ_THREAD4_EOF 261 +#define CMDQ_EVENT_DIP_CQ_THREAD5_EOF 262 +#define CMDQ_EVENT_DIP_CQ_THREAD6_EOF 263 +#define CMDQ_EVENT_DIP_CQ_THREAD7_EOF 264 +#define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265 +#define CMDQ_EVENT_DIP_CQ_THREAD9_EOF 266 +#define CMDQ_EVENT_DIP_CQ_THREAD10_EOF 267 +#define CMDQ_EVENT_DIP_CQ_THREAD11_EOF 268 +#define CMDQ_EVENT_DIP_CQ_THREAD12_EOF 269 +#define CMDQ_EVENT_DIP_CQ_THREAD13_EOF 270 +#define CMDQ_EVENT_DIP_CQ_THREAD14_EOF 271 +#define CMDQ_EVENT_DIP_CQ_THREAD15_EOF 272 +#define CMDQ_EVENT_DIP_CQ_THREAD16_EOF 273 +#define CMDQ_EVENT_DIP_CQ_THREAD17_EOF 274 +#define CMDQ_EVENT_DIP_CQ_THREAD18_EOF 275 +#define CMDQ_EVENT_DIP_DMA_ERR_EVENT 276 +#define CMDQ_EVENT_AMD_FRAME_DONE 277 +#define CMDQ_EVENT_MFB_DONE 278 +#define CMDQ_EVENT_WPE_A_EOF 279 +#define CMDQ_EVENT_VENC_EOF 289 +#define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 290 +#define CMDQ_EVENT_JPEG_ENC_EOF 291 +#define CMDQ_EVENT_VENC_MB_DONE 292 +#define CMDQ_EVENT_VENC_128BYTE_CNT_DONE 293 +#define CMDQ_EVENT_ISP_FRAME_DONE_A 321 +#define CMDQ_EVENT_ISP_FRAME_DONE_B 322 +#define CMDQ_EVENT_ISP_FRAME_DONE_C 323 +#define CMDQ_EVENT_ISP_CAMSV_0_PASS1_DONE 324 +#define CMDQ_EVENT_ISP_CAMSV_0_2_PASS1_DONE 325 +#define CMDQ_EVENT_ISP_CAMSV_1_PASS1_DONE 326 +#define CMDQ_EVENT_ISP_CAMSV_2_PASS1_DONE 327 +#define CMDQ_EVENT_ISP_CAMSV_3_PASS1_DONE 328 +#define CMDQ_EVENT_ISP_TSF_DONE 329 +#define CMDQ_EVENT_SENINF_0_FIFO_FULL 330 +#define CMDQ_EVENT_SENINF_1_FIFO_FULL 331 +#define CMDQ_EVENT_SENINF_2_FIFO_FULL 332 +#define CMDQ_EVENT_SENINF_3_FIFO_FULL 333 +#define CMDQ_EVENT_SENINF_4_FIFO_FULL 334 +#define CMDQ_EVENT_SENINF_5_FIFO_FULL 335 +#define CMDQ_EVENT_SENINF_6_FIFO_FULL 336 +#define CMDQ_EVENT_SENINF_7_FIFO_FULL 337 +#define CMDQ_EVENT_TG_OVRUN_A_INT_DLY 338 +#define CMDQ_EVENT_TG_OVRUN_B_INT_DLY 339 +#define CMDQ_EVENT_TG_OVRUN_C_INT 340 +#define CMDQ_EVENT_TG_GRABERR_A_INT_DLY 341 +#define CMDQ_EVENT_TG_GRABERR_B_INT_DLY 342 +#define CMDQ_EVENT_TG_GRABERR_C_INT 343 +#define CMDQ_EVENT_CQ_VR_SNAP_A_INT_DLY 344 +#define CMDQ_EVENT_CQ_VR_SNAP_B_INT_DLY 345 +#define CMDQ_EVENT_CQ_VR_SNAP_C_INT 346 +#define CMDQ_EVENT_DMA_R1_ERROR_A_INT_DLY 347 +#define CMDQ_EVENT_DMA_R1_ERROR_B_INT_DLY 348 +#define CMDQ_EVENT_DMA_R1_ERROR_C_INT 349 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_0 353 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_1 354 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_2 355 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_3 356 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_0 385 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_1 386 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_2 387 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_3 388 +#define CMDQ_EVENT_VDEC_EVENT_0 416 +#define CMDQ_EVENT_VDEC_EVENT_1 417 +#define CMDQ_EVENT_VDEC_EVENT_2 418 +#define CMDQ_EVENT_VDEC_EVENT_3 419 +#define CMDQ_EVENT_VDEC_EVENT_4 420 +#define CMDQ_EVENT_VDEC_EVENT_5 421 +#define CMDQ_EVENT_VDEC_EVENT_6 422 +#define CMDQ_EVENT_VDEC_EVENT_7 423 +#define CMDQ_EVENT_VDEC_EVENT_8 424 +#define CMDQ_EVENT_VDEC_EVENT_9 425 +#define CMDQ_EVENT_VDEC_EVENT_10 426 +#define CMDQ_EVENT_VDEC_EVENT_11 427 +#define CMDQ_EVENT_VDEC_EVENT_12 428 +#define CMDQ_EVENT_VDEC_EVENT_13 429 +#define CMDQ_EVENT_VDEC_EVENT_14 430 +#define CMDQ_EVENT_VDEC_EVENT_15 431 +#define CMDQ_EVENT_FDVT_DONE 449 +#define CMDQ_EVENT_FE_DONE 450 +#define CMDQ_EVENT_RSC_EOF 451 +#define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT 452 +#define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT 453 +#define CMDQ_EVENT_DSI0_TE_INFRA 898 + +#endif -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.8 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 48512C433E1 for ; Thu, 28 May 2020 22:47:05 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 153E7206DF for ; Thu, 28 May 2020 22:47:05 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="HBkaSMV2" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 153E7206DF Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id D69446E83E; Thu, 28 May 2020 22:46:35 +0000 (UTC) Received: from mailgw02.mediatek.com (unknown [210.61.82.184]) by gabe.freedesktop.org (Postfix) with ESMTP id 592216E1A8 for ; Thu, 28 May 2020 17:05:16 +0000 (UTC) X-UUID: 68aff3dc5a3b47b8874cfbad71866239-20200529 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xrwn2Nf5VE1A0V8H6tdgcbvBXDbJI4cjOq+ERDxyBvA=; b=HBkaSMV2pFPJy0ntWwpeOPxiIe8ZTxBq3t2EyFwjGBppY1s4NOp02efbMxOOsldKR7+ZdwEpSUMYlknL6e1lAvJe/uI08DDtv4QannTmASK0dtR/8VU5Eo+yB70y2fvBavR9GLJIuBEkBaMMgRS5GiPqS51CDSa6IIax0joQyxs=; X-UUID: 68aff3dc5a3b47b8874cfbad71866239-20200529 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 1194902176; Fri, 29 May 2020 01:05:11 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs05n1.mediatek.inc (172.21.101.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 29 May 2020 01:05:07 +0800 Received: from mtkswgap22.mediatek.inc (172.21.77.33) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 29 May 2020 01:05:07 +0800 From: Dennis YC Hsieh To: Rob Herring , Mark Rutland , Matthias Brugger , Jassi Brar , Philipp Zabel , David Airlie , Daniel Vetter Subject: [PATCH v6 01/16] dt-binding: gce: add gce header file for mt6779 Date: Fri, 29 May 2020 01:04:37 +0800 Message-ID: <1590685491-17107-3-git-send-email-dennis-yc.hsieh@mediatek.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> References: <1590685491-17107-1-git-send-email-dennis-yc.hsieh@mediatek.com> MIME-Version: 1.0 X-MTK: N X-Mailman-Approved-At: Thu, 28 May 2020 22:46:32 +0000 X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, wsd_upstream@mediatek.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, HS Liao , Dennis YC Hsieh , linux-mediatek@lists.infradead.org, Houlong Wei , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Add documentation for the mt6779 gce. Add gce header file defined the gce hardware event, subsys number and constant for mt6779. Signed-off-by: Dennis YC Hsieh Reviewed-by: Rob Herring Reviewed-by: CK Hu --- .../devicetree/bindings/mailbox/mtk-gce.txt | 8 +- include/dt-bindings/gce/mt6779-gce.h | 222 ++++++++++++++++++ 2 files changed, 227 insertions(+), 3 deletions(-) create mode 100644 include/dt-bindings/gce/mt6779-gce.h diff --git a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt index 7b13787ab13d..82c0a83fed09 100644 --- a/Documentation/devicetree/bindings/mailbox/mtk-gce.txt +++ b/Documentation/devicetree/bindings/mailbox/mtk-gce.txt @@ -9,7 +9,8 @@ CMDQ driver uses mailbox framework for communication. Please refer to mailbox.txt for generic information about mailbox device-tree bindings. Required properties: -- compatible: can be "mediatek,mt8173-gce" or "mediatek,mt8183-gce" +- compatible: can be "mediatek,mt8173-gce", "mediatek,mt8183-gce" or + "mediatek,mt6779-gce". - reg: Address range of the GCE unit - interrupts: The interrupt signal from the GCE block - clock: Clocks according to the common clock binding @@ -36,8 +37,9 @@ Optional properties for a client device: start_offset: the start offset of register address that GCE can access. size: the total size of register address that GCE can access. -Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h' -or 'dt-binding/gce/mt8183-gce.h'. Such as sub-system ids, thread priority, event ids. +Some vaules of properties are defined in 'dt-bindings/gce/mt8173-gce.h', +'dt-binding/gce/mt8183-gce.h' or 'dt-bindings/gce/mt6779-gce.h'. Such as +sub-system ids, thread priority, event ids. Example: diff --git a/include/dt-bindings/gce/mt6779-gce.h b/include/dt-bindings/gce/mt6779-gce.h new file mode 100644 index 000000000000..06101316ace4 --- /dev/null +++ b/include/dt-bindings/gce/mt6779-gce.h @@ -0,0 +1,222 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2019 MediaTek Inc. + * Author: Dennis-YC Hsieh + */ + +#ifndef _DT_BINDINGS_GCE_MT6779_H +#define _DT_BINDINGS_GCE_MT6779_H + +#define CMDQ_NO_TIMEOUT 0xffffffff + +/* GCE HW thread priority */ +#define CMDQ_THR_PRIO_LOWEST 0 +#define CMDQ_THR_PRIO_1 1 +#define CMDQ_THR_PRIO_2 2 +#define CMDQ_THR_PRIO_3 3 +#define CMDQ_THR_PRIO_4 4 +#define CMDQ_THR_PRIO_5 5 +#define CMDQ_THR_PRIO_6 6 +#define CMDQ_THR_PRIO_HIGHEST 7 + +/* GCE subsys table */ +#define SUBSYS_1300XXXX 0 +#define SUBSYS_1400XXXX 1 +#define SUBSYS_1401XXXX 2 +#define SUBSYS_1402XXXX 3 +#define SUBSYS_1502XXXX 4 +#define SUBSYS_1880XXXX 5 +#define SUBSYS_1881XXXX 6 +#define SUBSYS_1882XXXX 7 +#define SUBSYS_1883XXXX 8 +#define SUBSYS_1884XXXX 9 +#define SUBSYS_1000XXXX 10 +#define SUBSYS_1001XXXX 11 +#define SUBSYS_1002XXXX 12 +#define SUBSYS_1003XXXX 13 +#define SUBSYS_1004XXXX 14 +#define SUBSYS_1005XXXX 15 +#define SUBSYS_1020XXXX 16 +#define SUBSYS_1028XXXX 17 +#define SUBSYS_1700XXXX 18 +#define SUBSYS_1701XXXX 19 +#define SUBSYS_1702XXXX 20 +#define SUBSYS_1703XXXX 21 +#define SUBSYS_1800XXXX 22 +#define SUBSYS_1801XXXX 23 +#define SUBSYS_1802XXXX 24 +#define SUBSYS_1804XXXX 25 +#define SUBSYS_1805XXXX 26 +#define SUBSYS_1808XXXX 27 +#define SUBSYS_180aXXXX 28 +#define SUBSYS_180bXXXX 29 +#define CMDQ_SUBSYS_OFF 32 + +/* GCE hardware events */ +#define CMDQ_EVENT_DISP_RDMA0_SOF 0 +#define CMDQ_EVENT_DISP_RDMA1_SOF 1 +#define CMDQ_EVENT_MDP_RDMA0_SOF 2 +#define CMDQ_EVENT_MDP_RDMA1_SOF 3 +#define CMDQ_EVENT_MDP_RSZ0_SOF 4 +#define CMDQ_EVENT_MDP_RSZ1_SOF 5 +#define CMDQ_EVENT_MDP_TDSHP_SOF 6 +#define CMDQ_EVENT_MDP_WROT0_SOF 7 +#define CMDQ_EVENT_MDP_WROT1_SOF 8 +#define CMDQ_EVENT_DISP_OVL0_SOF 9 +#define CMDQ_EVENT_DISP_2L_OVL0_SOF 10 +#define CMDQ_EVENT_DISP_2L_OVL1_SOF 11 +#define CMDQ_EVENT_DISP_WDMA0_SOF 12 +#define CMDQ_EVENT_DISP_COLOR0_SOF 13 +#define CMDQ_EVENT_DISP_CCORR0_SOF 14 +#define CMDQ_EVENT_DISP_AAL0_SOF 15 +#define CMDQ_EVENT_DISP_GAMMA0_SOF 16 +#define CMDQ_EVENT_DISP_DITHER0_SOF 17 +#define CMDQ_EVENT_DISP_PWM0_SOF 18 +#define CMDQ_EVENT_DISP_DSI0_SOF 19 +#define CMDQ_EVENT_DISP_DPI0_SOF 20 +#define CMDQ_EVENT_DISP_POSTMASK0_SOF 21 +#define CMDQ_EVENT_DISP_RSZ0_SOF 22 +#define CMDQ_EVENT_MDP_AAL_SOF 23 +#define CMDQ_EVENT_MDP_CCORR_SOF 24 +#define CMDQ_EVENT_DISP_DBI0_SOF 25 +#define CMDQ_EVENT_ISP_RELAY_SOF 26 +#define CMDQ_EVENT_IPU_RELAY_SOF 27 +#define CMDQ_EVENT_DISP_RDMA0_EOF 28 +#define CMDQ_EVENT_DISP_RDMA1_EOF 29 +#define CMDQ_EVENT_MDP_RDMA0_EOF 30 +#define CMDQ_EVENT_MDP_RDMA1_EOF 31 +#define CMDQ_EVENT_MDP_RSZ0_EOF 32 +#define CMDQ_EVENT_MDP_RSZ1_EOF 33 +#define CMDQ_EVENT_MDP_TDSHP_EOF 34 +#define CMDQ_EVENT_MDP_WROT0_W_EOF 35 +#define CMDQ_EVENT_MDP_WROT1_W_EOF 36 +#define CMDQ_EVENT_DISP_OVL0_EOF 37 +#define CMDQ_EVENT_DISP_2L_OVL0_EOF 38 +#define CMDQ_EVENT_DISP_2L_OVL1_EOF 39 +#define CMDQ_EVENT_DISP_WDMA0_EOF 40 +#define CMDQ_EVENT_DISP_COLOR0_EOF 41 +#define CMDQ_EVENT_DISP_CCORR0_EOF 42 +#define CMDQ_EVENT_DISP_AAL0_EOF 43 +#define CMDQ_EVENT_DISP_GAMMA0_EOF 44 +#define CMDQ_EVENT_DISP_DITHER0_EOF 45 +#define CMDQ_EVENT_DISP_DSI0_EOF 46 +#define CMDQ_EVENT_DISP_DPI0_EOF 47 +#define CMDQ_EVENT_DISP_RSZ0_EOF 49 +#define CMDQ_EVENT_MDP_AAL_FRAME_DONE 50 +#define CMDQ_EVENT_MDP_CCORR_FRAME_DONE 51 +#define CMDQ_EVENT_DISP_POSTMASK0_FRAME_DONE 52 +#define CMDQ_EVENT_MUTEX0_STREAM_EOF 130 +#define CMDQ_EVENT_MUTEX1_STREAM_EOF 131 +#define CMDQ_EVENT_MUTEX2_STREAM_EOF 132 +#define CMDQ_EVENT_MUTEX3_STREAM_EOF 133 +#define CMDQ_EVENT_MUTEX4_STREAM_EOF 134 +#define CMDQ_EVENT_MUTEX5_STREAM_EOF 135 +#define CMDQ_EVENT_MUTEX6_STREAM_EOF 136 +#define CMDQ_EVENT_MUTEX7_STREAM_EOF 137 +#define CMDQ_EVENT_MUTEX8_STREAM_EOF 138 +#define CMDQ_EVENT_MUTEX9_STREAM_EOF 139 +#define CMDQ_EVENT_MUTEX10_STREAM_EOF 140 +#define CMDQ_EVENT_MUTEX11_STREAM_EOF 141 +#define CMDQ_EVENT_DISP_RDMA0_UNDERRUN 142 +#define CMDQ_EVENT_DISP_RDMA1_UNDERRUN 143 +#define CMDQ_EVENT_DISP_RDMA2_UNDERRUN 144 +#define CMDQ_EVENT_DISP_RDMA3_UNDERRUN 145 +#define CMDQ_EVENT_DSI0_TE 146 +#define CMDQ_EVENT_DSI0_IRQ_EVENT 147 +#define CMDQ_EVENT_DSI0_DONE_EVENT 148 +#define CMDQ_EVENT_DISP_POSTMASK0_RST_DONE 150 +#define CMDQ_EVENT_DISP_WDMA0_RST_DONE 151 +#define CMDQ_EVENT_MDP_WROT0_RST_DONE 153 +#define CMDQ_EVENT_MDP_RDMA0_RST_DONE 154 +#define CMDQ_EVENT_DISP_OVL0_RST_DONE 155 +#define CMDQ_EVENT_DISP_OVL0_2L_RST_DONE 156 +#define CMDQ_EVENT_DISP_OVL1_2L_RST_DONE 157 +#define CMDQ_EVENT_DIP_CQ_THREAD0_EOF 257 +#define CMDQ_EVENT_DIP_CQ_THREAD1_EOF 258 +#define CMDQ_EVENT_DIP_CQ_THREAD2_EOF 259 +#define CMDQ_EVENT_DIP_CQ_THREAD3_EOF 260 +#define CMDQ_EVENT_DIP_CQ_THREAD4_EOF 261 +#define CMDQ_EVENT_DIP_CQ_THREAD5_EOF 262 +#define CMDQ_EVENT_DIP_CQ_THREAD6_EOF 263 +#define CMDQ_EVENT_DIP_CQ_THREAD7_EOF 264 +#define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265 +#define CMDQ_EVENT_DIP_CQ_THREAD9_EOF 266 +#define CMDQ_EVENT_DIP_CQ_THREAD10_EOF 267 +#define CMDQ_EVENT_DIP_CQ_THREAD11_EOF 268 +#define CMDQ_EVENT_DIP_CQ_THREAD12_EOF 269 +#define CMDQ_EVENT_DIP_CQ_THREAD13_EOF 270 +#define CMDQ_EVENT_DIP_CQ_THREAD14_EOF 271 +#define CMDQ_EVENT_DIP_CQ_THREAD15_EOF 272 +#define CMDQ_EVENT_DIP_CQ_THREAD16_EOF 273 +#define CMDQ_EVENT_DIP_CQ_THREAD17_EOF 274 +#define CMDQ_EVENT_DIP_CQ_THREAD18_EOF 275 +#define CMDQ_EVENT_DIP_DMA_ERR_EVENT 276 +#define CMDQ_EVENT_AMD_FRAME_DONE 277 +#define CMDQ_EVENT_MFB_DONE 278 +#define CMDQ_EVENT_WPE_A_EOF 279 +#define CMDQ_EVENT_VENC_EOF 289 +#define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 290 +#define CMDQ_EVENT_JPEG_ENC_EOF 291 +#define CMDQ_EVENT_VENC_MB_DONE 292 +#define CMDQ_EVENT_VENC_128BYTE_CNT_DONE 293 +#define CMDQ_EVENT_ISP_FRAME_DONE_A 321 +#define CMDQ_EVENT_ISP_FRAME_DONE_B 322 +#define CMDQ_EVENT_ISP_FRAME_DONE_C 323 +#define CMDQ_EVENT_ISP_CAMSV_0_PASS1_DONE 324 +#define CMDQ_EVENT_ISP_CAMSV_0_2_PASS1_DONE 325 +#define CMDQ_EVENT_ISP_CAMSV_1_PASS1_DONE 326 +#define CMDQ_EVENT_ISP_CAMSV_2_PASS1_DONE 327 +#define CMDQ_EVENT_ISP_CAMSV_3_PASS1_DONE 328 +#define CMDQ_EVENT_ISP_TSF_DONE 329 +#define CMDQ_EVENT_SENINF_0_FIFO_FULL 330 +#define CMDQ_EVENT_SENINF_1_FIFO_FULL 331 +#define CMDQ_EVENT_SENINF_2_FIFO_FULL 332 +#define CMDQ_EVENT_SENINF_3_FIFO_FULL 333 +#define CMDQ_EVENT_SENINF_4_FIFO_FULL 334 +#define CMDQ_EVENT_SENINF_5_FIFO_FULL 335 +#define CMDQ_EVENT_SENINF_6_FIFO_FULL 336 +#define CMDQ_EVENT_SENINF_7_FIFO_FULL 337 +#define CMDQ_EVENT_TG_OVRUN_A_INT_DLY 338 +#define CMDQ_EVENT_TG_OVRUN_B_INT_DLY 339 +#define CMDQ_EVENT_TG_OVRUN_C_INT 340 +#define CMDQ_EVENT_TG_GRABERR_A_INT_DLY 341 +#define CMDQ_EVENT_TG_GRABERR_B_INT_DLY 342 +#define CMDQ_EVENT_TG_GRABERR_C_INT 343 +#define CMDQ_EVENT_CQ_VR_SNAP_A_INT_DLY 344 +#define CMDQ_EVENT_CQ_VR_SNAP_B_INT_DLY 345 +#define CMDQ_EVENT_CQ_VR_SNAP_C_INT 346 +#define CMDQ_EVENT_DMA_R1_ERROR_A_INT_DLY 347 +#define CMDQ_EVENT_DMA_R1_ERROR_B_INT_DLY 348 +#define CMDQ_EVENT_DMA_R1_ERROR_C_INT 349 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_0 353 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_1 354 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_2 355 +#define CMDQ_EVENT_APU_GCE_CORE0_EVENT_3 356 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_0 385 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_1 386 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_2 387 +#define CMDQ_EVENT_APU_GCE_CORE1_EVENT_3 388 +#define CMDQ_EVENT_VDEC_EVENT_0 416 +#define CMDQ_EVENT_VDEC_EVENT_1 417 +#define CMDQ_EVENT_VDEC_EVENT_2 418 +#define CMDQ_EVENT_VDEC_EVENT_3 419 +#define CMDQ_EVENT_VDEC_EVENT_4 420 +#define CMDQ_EVENT_VDEC_EVENT_5 421 +#define CMDQ_EVENT_VDEC_EVENT_6 422 +#define CMDQ_EVENT_VDEC_EVENT_7 423 +#define CMDQ_EVENT_VDEC_EVENT_8 424 +#define CMDQ_EVENT_VDEC_EVENT_9 425 +#define CMDQ_EVENT_VDEC_EVENT_10 426 +#define CMDQ_EVENT_VDEC_EVENT_11 427 +#define CMDQ_EVENT_VDEC_EVENT_12 428 +#define CMDQ_EVENT_VDEC_EVENT_13 429 +#define CMDQ_EVENT_VDEC_EVENT_14 430 +#define CMDQ_EVENT_VDEC_EVENT_15 431 +#define CMDQ_EVENT_FDVT_DONE 449 +#define CMDQ_EVENT_FE_DONE 450 +#define CMDQ_EVENT_RSC_EOF 451 +#define CMDQ_EVENT_DVS_DONE_ASYNC_SHOT 452 +#define CMDQ_EVENT_DVP_DONE_ASYNC_SHOT 453 +#define CMDQ_EVENT_DSI0_TE_INFRA 898 + +#endif -- 2.18.0 _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel