From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 457F9C433E7 for ; Wed, 22 Jul 2020 06:50:16 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 08D39207BB for ; Wed, 22 Jul 2020 06:50:15 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="hTMNbJ6X" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729848AbgGVGuO (ORCPT ); Wed, 22 Jul 2020 02:50:14 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:7646 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1729025AbgGVGuN (ORCPT ); Wed, 22 Jul 2020 02:50:13 -0400 X-UUID: 5271d4e6da5b490e8d7fbb155663aef8-20200722 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=xbWucSOOub+V3FYy9GxZrPI6qs+/BftwCXXayUwF4oY=; b=hTMNbJ6XkMeacbrxnkMAy4ehFDuwGOoV6hOCaXtfuTGZbLs3RSoNyO3m0aabrfbdF87lwQVqm/y34u6NtNs4wtUc5zmjIZuByTfQsEaK5bzDgIXKXQvhaMQn5jhAWqKlPPno4oBf15TUIFuiGHSUHZF3hOxCMXXzPcj32lWUrns=; X-UUID: 5271d4e6da5b490e8d7fbb155663aef8-20200722 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.10 Build 0809 with TLS) with ESMTP id 724659348; Wed, 22 Jul 2020 14:50:04 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 22 Jul 2020 14:50:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 22 Jul 2020 14:50:02 +0800 From: Weiyi Lu To: Matthias Brugger , Rob Herring , Stephen Boyd , Nicolas Boichat CC: James Liao , , , , , , Weiyi Lu , Wendell Lin Subject: [PATCH 2/4] clk: mediatek: Add dt-bindings for MT8192 clocks Date: Wed, 22 Jul 2020 14:49:59 +0800 Message-ID: <1595400601-26220-3-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1595400601-26220-1-git-send-email-weiyi.lu@mediatek.com> References: <1595400601-26220-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org QWRkIE1UODE5MiBjbG9jayBkdC1iaW5kaW5ncywgaW5jbHVkZSB0b3Bja2dlbiwgYXBtaXhlZHN5 cywNCmluZnJhY2ZnLCBwZXJpY2ZnIGFuZCBzdWJzeXN0ZW0gY2xvY2tzLg0KDQpTaWduZWQtb2Zm LWJ5OiBXZWl5aSBMdSA8d2VpeWkubHVAbWVkaWF0ZWsuY29tPg0KLS0tDQogaW5jbHVkZS9kdC1i aW5kaW5ncy9jbG9jay9tdDgxOTItY2xrLmggfCA1OTMgKysrKysrKysrKysrKysrKysrKysrKysr KysrKysrKysrDQogMSBmaWxlIGNoYW5nZWQsIDU5MyBpbnNlcnRpb25zKCspDQogY3JlYXRlIG1v ZGUgMTAwNjQ0IGluY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svbXQ4MTkyLWNsay5oDQoNCmRpZmYg LS1naXQgYS9pbmNsdWRlL2R0LWJpbmRpbmdzL2Nsb2NrL210ODE5Mi1jbGsuaCBiL2luY2x1ZGUv ZHQtYmluZGluZ3MvY2xvY2svbXQ4MTkyLWNsay5oDQpuZXcgZmlsZSBtb2RlIDEwMDY0NA0KaW5k ZXggMDAwMDAwMC4uMGY1MDg0NA0KLS0tIC9kZXYvbnVsbA0KKysrIGIvaW5jbHVkZS9kdC1iaW5k aW5ncy9jbG9jay9tdDgxOTItY2xrLmgNCkBAIC0wLDAgKzEsNTkzIEBADQorLyogU1BEWC1MaWNl bnNlLUlkZW50aWZpZXI6IEdQTC0yLjAgKi8NCisvKg0KKyAqIENvcHlyaWdodCAoYykgMjAyMCBN ZWRpYVRlayBJbmMuDQorICogQXV0aG9yOiBXZWl5aSBMdSA8d2VpeWkubHVAbWVkaWF0ZWsuY29t Pg0KKyAqLw0KKw0KKyNpZm5kZWYgX0RUX0JJTkRJTkdTX0NMS19NVDgxOTJfSA0KKyNkZWZpbmUg X0RUX0JJTkRJTkdTX0NMS19NVDgxOTJfSA0KKw0KKy8qIFRPUENLR0VOICovDQorDQorI2RlZmlu ZSBDTEtfVE9QX0FYSV9TRUwJCQkwDQorI2RlZmluZSBDTEtfVE9QX1NQTV9TRUwJCQkxDQorI2Rl ZmluZSBDTEtfVE9QX1NDUF9TRUwJCQkyDQorI2RlZmluZSBDTEtfVE9QX0JVU19BWElNRU1fU0VM CQkzDQorI2RlZmluZSBDTEtfVE9QX0RJU1BfU0VMCQk0DQorI2RlZmluZSBDTEtfVE9QX01EUF9T RUwJCQk1DQorI2RlZmluZSBDTEtfVE9QX0lNRzFfU0VMCQk2DQorI2RlZmluZSBDTEtfVE9QX0lN RzJfU0VMCQk3DQorI2RlZmluZSBDTEtfVE9QX0lQRV9TRUwJCQk4DQorI2RlZmluZSBDTEtfVE9Q X0RQRV9TRUwJCQk5DQorI2RlZmluZSBDTEtfVE9QX0NBTV9TRUwJCQkxMA0KKyNkZWZpbmUgQ0xL X1RPUF9DQ1VfU0VMCQkJMTENCisjZGVmaW5lIENMS19UT1BfRFNQN19TRUwJCTEyDQorI2RlZmlu ZSBDTEtfVE9QX01GR19SRUZfU0VMCQkxMw0KKyNkZWZpbmUgQ0xLX1RPUF9NRkdfUExMX1NFTAkJ MTQNCisjZGVmaW5lIENMS19UT1BfQ0FNVEdfU0VMCQkxNQ0KKyNkZWZpbmUgQ0xLX1RPUF9DQU1U RzJfU0VMCQkxNg0KKyNkZWZpbmUgQ0xLX1RPUF9DQU1URzNfU0VMCQkxNw0KKyNkZWZpbmUgQ0xL X1RPUF9DQU1URzRfU0VMCQkxOA0KKyNkZWZpbmUgQ0xLX1RPUF9DQU1URzVfU0VMCQkxOQ0KKyNk ZWZpbmUgQ0xLX1RPUF9DQU1URzZfU0VMCQkyMA0KKyNkZWZpbmUgQ0xLX1RPUF9VQVJUX1NFTAkJ MjENCisjZGVmaW5lIENMS19UT1BfU1BJX1NFTAkJCTIyDQorI2RlZmluZSBDTEtfVE9QX01TREM1 MF8wX0hfU0VMCQkyMw0KKyNkZWZpbmUgQ0xLX1RPUF9NU0RDNTBfMF9TRUwJCTI0DQorI2RlZmlu ZSBDTEtfVE9QX01TREMzMF8xX1NFTAkJMjUNCisjZGVmaW5lIENMS19UT1BfTVNEQzMwXzJfU0VM CQkyNg0KKyNkZWZpbmUgQ0xLX1RPUF9BVURJT19TRUwJCTI3DQorI2RlZmluZSBDTEtfVE9QX0FV RF9JTlRCVVNfU0VMCQkyOA0KKyNkZWZpbmUgQ0xLX1RPUF9QV1JBUF9VTFBPU0NfU0VMCTI5DQor I2RlZmluZSBDTEtfVE9QX0FUQl9TRUwJCQkzMA0KKyNkZWZpbmUgQ0xLX1RPUF9TU1BNX1NFTAkJ MzENCisjZGVmaW5lIENMS19UT1BfRFBJX1NFTAkJCTMyDQorI2RlZmluZSBDTEtfVE9QX1NDQU1f U0VMCQkzMw0KKyNkZWZpbmUgQ0xLX1RPUF9ESVNQX1BXTV9TRUwJCTM0DQorI2RlZmluZSBDTEtf VE9QX1VTQl9UT1BfU0VMCQkzNQ0KKyNkZWZpbmUgQ0xLX1RPUF9TU1VTQl9YSENJX1NFTAkJMzYN CisjZGVmaW5lIENMS19UT1BfSTJDX1NFTAkJCTM3DQorI2RlZmluZSBDTEtfVE9QX1NFTklORl9T RUwJCTM4DQorI2RlZmluZSBDTEtfVE9QX1NFTklORjFfU0VMCQkzOQ0KKyNkZWZpbmUgQ0xLX1RP UF9TRU5JTkYyX1NFTAkJNDANCisjZGVmaW5lIENMS19UT1BfU0VOSU5GM19TRUwJCTQxDQorI2Rl ZmluZSBDTEtfVE9QX1RMX1NFTAkJCTQyDQorI2RlZmluZSBDTEtfVE9QX0RYQ0NfU0VMCQk0Mw0K KyNkZWZpbmUgQ0xLX1RPUF9BVURfRU5HRU4xX1NFTAkJNDQNCisjZGVmaW5lIENMS19UT1BfQVVE X0VOR0VOMl9TRUwJCTQ1DQorI2RlZmluZSBDTEtfVE9QX0FFU19VRlNGREVfU0VMCQk0Ng0KKyNk ZWZpbmUgQ0xLX1RPUF9VRlNfU0VMCQkJNDcNCisjZGVmaW5lIENMS19UT1BfQVVEXzFfU0VMCQk0 OA0KKyNkZWZpbmUgQ0xLX1RPUF9BVURfMl9TRUwJCTQ5DQorI2RlZmluZSBDTEtfVE9QX0FEU1Bf U0VMCQk1MA0KKyNkZWZpbmUgQ0xLX1RPUF9EUE1BSUZfTUFJTl9TRUwJCTUxDQorI2RlZmluZSBD TEtfVE9QX1ZFTkNfU0VMCQk1Mg0KKyNkZWZpbmUgQ0xLX1RPUF9WREVDX1NFTAkJNTMNCisjZGVm aW5lIENMS19UT1BfQ0FNVE1fU0VMCQk1NA0KKyNkZWZpbmUgQ0xLX1RPUF9QV01fU0VMCQkJNTUN CisjZGVmaW5lIENMS19UT1BfQVVESU9fSF9TRUwJCTU2DQorI2RlZmluZSBDTEtfVE9QX1NQTUlf TVNUX1NFTAkJNTcNCisjZGVmaW5lIENMS19UT1BfQUVTX01TRENGREVfU0VMCQk1OA0KKyNkZWZp bmUgQ0xLX1RPUF9NQ1VQTV9TRUwJCTU5DQorI2RlZmluZSBDTEtfVE9QX1NGTEFTSF9TRUwJCTYw DQorI2RlZmluZSBDTEtfVE9QX0FQTExfSTJTMF9NX1NFTAkJNjENCisjZGVmaW5lIENMS19UT1Bf QVBMTF9JMlMxX01fU0VMCQk2Mg0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMX0kyUzJfTV9TRUwJCTYz DQorI2RlZmluZSBDTEtfVE9QX0FQTExfSTJTM19NX1NFTAkJNjQNCisjZGVmaW5lIENMS19UT1Bf QVBMTF9JMlM0X01fU0VMCQk2NQ0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMX0kyUzVfTV9TRUwJCTY2 DQorI2RlZmluZSBDTEtfVE9QX0FQTExfSTJTNl9NX1NFTAkJNjcNCisjZGVmaW5lIENMS19UT1Bf QVBMTF9JMlM3X01fU0VMCQk2OA0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMX0kyUzhfTV9TRUwJCTY5 DQorI2RlZmluZSBDTEtfVE9QX0FQTExfSTJTOV9NX1NFTAkJNzANCisjZGVmaW5lIENMS19UT1Bf TUFJTlBMTF9EMwkJNzENCisjZGVmaW5lIENMS19UT1BfTUFJTlBMTF9ENAkJNzINCisjZGVmaW5l IENMS19UT1BfTUFJTlBMTF9ENF9EMgkJNzMNCisjZGVmaW5lIENMS19UT1BfTUFJTlBMTF9ENF9E NAkJNzQNCisjZGVmaW5lIENMS19UT1BfTUFJTlBMTF9ENF9EOAkJNzUNCisjZGVmaW5lIENMS19U T1BfTUFJTlBMTF9ENF9EMTYJCTc2DQorI2RlZmluZSBDTEtfVE9QX01BSU5QTExfRDUJCTc3DQor I2RlZmluZSBDTEtfVE9QX01BSU5QTExfRDVfRDIJCTc4DQorI2RlZmluZSBDTEtfVE9QX01BSU5Q TExfRDVfRDQJCTc5DQorI2RlZmluZSBDTEtfVE9QX01BSU5QTExfRDVfRDgJCTgwDQorI2RlZmlu ZSBDTEtfVE9QX01BSU5QTExfRDYJCTgxDQorI2RlZmluZSBDTEtfVE9QX01BSU5QTExfRDZfRDIJ CTgyDQorI2RlZmluZSBDTEtfVE9QX01BSU5QTExfRDZfRDQJCTgzDQorI2RlZmluZSBDTEtfVE9Q X01BSU5QTExfRDcJCTg0DQorI2RlZmluZSBDTEtfVE9QX01BSU5QTExfRDdfRDIJCTg1DQorI2Rl ZmluZSBDTEtfVE9QX01BSU5QTExfRDdfRDQJCTg2DQorI2RlZmluZSBDTEtfVE9QX01BSU5QTExf RDdfRDgJCTg3DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDMJCTg4DQorI2RlZmluZSBDTEtf VE9QX1VOSVZQTExfRDQJCTg5DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDRfRDIJCTkwDQor I2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDRfRDQJCTkxDQorI2RlZmluZSBDTEtfVE9QX1VOSVZQ TExfRDRfRDgJCTkyDQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDUJCTkzDQorI2RlZmluZSBD TEtfVE9QX1VOSVZQTExfRDVfRDIJCTk0DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDVfRDQJ CTk1DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDVfRDgJCTk2DQorI2RlZmluZSBDTEtfVE9Q X1VOSVZQTExfRDYJCTk3DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfRDZfRDIJCTk4DQorI2Rl ZmluZSBDTEtfVE9QX1VOSVZQTExfRDZfRDQJCTk5DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExf RDZfRDgJCTEwMA0KKyNkZWZpbmUgQ0xLX1RPUF9VTklWUExMX0Q2X0QxNgkJMTAxDQorI2RlZmlu ZSBDTEtfVE9QX1VOSVZQTExfRDcJCTEwMg0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMQkJCTEwMw0K KyNkZWZpbmUgQ0xLX1RPUF9BUExMMV9EMgkJMTA0DQorI2RlZmluZSBDTEtfVE9QX0FQTEwxX0Q0 CQkxMDUNCisjZGVmaW5lIENMS19UT1BfQVBMTDFfRDgJCTEwNg0KKyNkZWZpbmUgQ0xLX1RPUF9B UExMMgkJCTEwNw0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMl9EMgkJMTA4DQorI2RlZmluZSBDTEtf VE9QX0FQTEwyX0Q0CQkxMDkNCisjZGVmaW5lIENMS19UT1BfQVBMTDJfRDgJCTExMA0KKyNkZWZp bmUgQ0xLX1RPUF9NTVBMTF9ENAkJMTExDQorI2RlZmluZSBDTEtfVE9QX01NUExMX0Q0X0QyCQkx MTINCisjZGVmaW5lIENMS19UT1BfTU1QTExfRDUJCTExMw0KKyNkZWZpbmUgQ0xLX1RPUF9NTVBM TF9ENV9EMgkJMTE0DQorI2RlZmluZSBDTEtfVE9QX01NUExMX0Q2CQkxMTUNCisjZGVmaW5lIENM S19UT1BfTU1QTExfRDZfRDIJCTExNg0KKyNkZWZpbmUgQ0xLX1RPUF9NTVBMTF9ENwkJMTE3DQor I2RlZmluZSBDTEtfVE9QX01NUExMX0Q5CQkxMTgNCisjZGVmaW5lIENMS19UT1BfQVBVUExMCQkJ MTE5DQorI2RlZmluZSBDTEtfVE9QX05QVVBMTAkJCTEyMA0KKyNkZWZpbmUgQ0xLX1RPUF9UVkRQ TEwJCQkxMjENCisjZGVmaW5lIENMS19UT1BfVFZEUExMX0QyCQkxMjINCisjZGVmaW5lIENMS19U T1BfVFZEUExMX0Q0CQkxMjMNCisjZGVmaW5lIENMS19UT1BfVFZEUExMX0Q4CQkxMjQNCisjZGVm aW5lIENMS19UT1BfVFZEUExMX0QxNgkJMTI1DQorI2RlZmluZSBDTEtfVE9QX01TRENQTEwJCQkx MjYNCisjZGVmaW5lIENMS19UT1BfTVNEQ1BMTF9EMgkJMTI3DQorI2RlZmluZSBDTEtfVE9QX01T RENQTExfRDQJCTEyOA0KKyNkZWZpbmUgQ0xLX1RPUF9VTFBPU0MJCQkxMjkNCisjZGVmaW5lIENM S19UT1BfT1NDX0QyCQkJMTMwDQorI2RlZmluZSBDTEtfVE9QX09TQ19ENAkJCTEzMQ0KKyNkZWZp bmUgQ0xLX1RPUF9PU0NfRDgJCQkxMzINCisjZGVmaW5lIENMS19UT1BfT1NDX0QxMAkJCTEzMw0K KyNkZWZpbmUgQ0xLX1RPUF9PU0NfRDE2CQkJMTM0DQorI2RlZmluZSBDTEtfVE9QX09TQ19EMjAJ CQkxMzUNCisjZGVmaW5lIENMS19UT1BfQ1NXX0YyNk1fRDIJCTEzNg0KKyNkZWZpbmUgQ0xLX1RP UF9BRFNQUExMCQkJMTM3DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfMTkyTQkJMTM4DQorI2Rl ZmluZSBDTEtfVE9QX1VOSVZQTExfMTkyTV9EMgkJMTM5DQorI2RlZmluZSBDTEtfVE9QX1VOSVZQ TExfMTkyTV9ENAkJMTQwDQorI2RlZmluZSBDTEtfVE9QX1VOSVZQTExfMTkyTV9EOAkJMTQxDQor I2RlZmluZSBDTEtfVE9QX1VOSVZQTExfMTkyTV9EMTYJMTQyDQorI2RlZmluZSBDTEtfVE9QX1VO SVZQTExfMTkyTV9EMzIJMTQzDQorI2RlZmluZSBDTEtfVE9QX0FQTEwxMl9ESVYwCQkxNDQNCisj ZGVmaW5lIENMS19UT1BfQVBMTDEyX0RJVjEJCTE0NQ0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMTJf RElWMgkJMTQ2DQorI2RlZmluZSBDTEtfVE9QX0FQTEwxMl9ESVYzCQkxNDcNCisjZGVmaW5lIENM S19UT1BfQVBMTDEyX0RJVjQJCTE0OA0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMTJfRElWQgkJMTQ5 DQorI2RlZmluZSBDTEtfVE9QX0FQTEwxMl9ESVY1CQkxNTANCisjZGVmaW5lIENMS19UT1BfQVBM TDEyX0RJVjYJCTE1MQ0KKyNkZWZpbmUgQ0xLX1RPUF9BUExMMTJfRElWNwkJMTUyDQorI2RlZmlu ZSBDTEtfVE9QX0FQTEwxMl9ESVY4CQkxNTMNCisjZGVmaW5lIENMS19UT1BfQVBMTDEyX0RJVjkJ CTE1NA0KKyNkZWZpbmUgQ0xLX1RPUF9TU1VTQl9UT1BfUkVGCQkxNTUNCisjZGVmaW5lIENMS19U T1BfU1NVU0JfUEhZX1JFRgkJMTU2DQorI2RlZmluZSBDTEtfVE9QX05SX0NMSwkJCTE1Nw0KKw0K Ky8qIElORlJBQ0ZHICovDQorDQorI2RlZmluZSBDTEtfSU5GUkFfUE1JQ19UTVIJCTANCisjZGVm aW5lIENMS19JTkZSQV9QTUlDX0FQCQkxDQorI2RlZmluZSBDTEtfSU5GUkFfUE1JQ19NRAkJMg0K KyNkZWZpbmUgQ0xLX0lORlJBX1BNSUNfQ09OTgkJMw0KKyNkZWZpbmUgQ0xLX0lORlJBX1NDUFNZ UwkJNA0KKyNkZWZpbmUgQ0xLX0lORlJBX1NFSgkJCTUNCisjZGVmaW5lIENMS19JTkZSQV9BUFhH UFQJCTYNCisjZGVmaW5lIENMS19JTkZSQV9NQ1VQTQkJCTcNCisjZGVmaW5lIENMS19JTkZSQV9H Q0UJCQk4DQorI2RlZmluZSBDTEtfSU5GUkFfR0NFMgkJCTkNCisjZGVmaW5lIENMS19JTkZSQV9U SEVSTQkJCTEwDQorI2RlZmluZSBDTEtfSU5GUkFfSTJDMAkJCTExDQorI2RlZmluZSBDTEtfSU5G UkFfQVBfRE1BX1BTRVVETwkJMTINCisjZGVmaW5lIENMS19JTkZSQV9JMkMyCQkJMTMNCisjZGVm aW5lIENMS19JTkZSQV9JMkMzCQkJMTQNCisjZGVmaW5lIENMS19JTkZSQV9QV01fSAkJCTE1DQor I2RlZmluZSBDTEtfSU5GUkFfUFdNMQkJCTE2DQorI2RlZmluZSBDTEtfSU5GUkFfUFdNMgkJCTE3 DQorI2RlZmluZSBDTEtfSU5GUkFfUFdNMwkJCTE4DQorI2RlZmluZSBDTEtfSU5GUkFfUFdNNAkJ CTE5DQorI2RlZmluZSBDTEtfSU5GUkFfUFdNCQkJMjANCisjZGVmaW5lIENMS19JTkZSQV9VQVJU MAkJCTIxDQorI2RlZmluZSBDTEtfSU5GUkFfVUFSVDEJCQkyMg0KKyNkZWZpbmUgQ0xLX0lORlJB X1VBUlQyCQkJMjMNCisjZGVmaW5lIENMS19JTkZSQV9VQVJUMwkJCTI0DQorI2RlZmluZSBDTEtf SU5GUkFfR0NFXzI2TQkJMjUNCisjZGVmaW5lIENMS19JTkZSQV9DUV9ETUFfRlBDCQkyNg0KKyNk ZWZpbmUgQ0xLX0lORlJBX0JUSUYJCQkyNw0KKyNkZWZpbmUgQ0xLX0lORlJBX1NQSTAJCQkyOA0K KyNkZWZpbmUgQ0xLX0lORlJBX01TREMwCQkJMjkNCisjZGVmaW5lIENMS19JTkZSQV9NU0RDMQkJ CTMwDQorI2RlZmluZSBDTEtfSU5GUkFfTVNEQzIJCQkzMQ0KKyNkZWZpbmUgQ0xLX0lORlJBX01T REMwX1NSQwkJMzINCisjZGVmaW5lIENMS19JTkZSQV9HQ1BVCQkJMzMNCisjZGVmaW5lIENMS19J TkZSQV9UUk5HCQkJMzQNCisjZGVmaW5lIENMS19JTkZSQV9BVVhBREMJCTM1DQorI2RlZmluZSBD TEtfSU5GUkFfQ1BVTQkJCTM2DQorI2RlZmluZSBDTEtfSU5GUkFfQ0NJRjFfQVAJCTM3DQorI2Rl ZmluZSBDTEtfSU5GUkFfQ0NJRjFfTUQJCTM4DQorI2RlZmluZSBDTEtfSU5GUkFfQVVYQURDX01E CQkzOQ0KKyNkZWZpbmUgQ0xLX0lORlJBX1BDSUVfVExfMjZNCQk0MA0KKyNkZWZpbmUgQ0xLX0lO RlJBX01TREMxX1NSQwkJNDENCisjZGVmaW5lIENMS19JTkZSQV9NU0RDMl9TUkMJCTQyDQorI2Rl ZmluZSBDTEtfSU5GUkFfUENJRV9UTF85Nk0JCTQzDQorI2RlZmluZSBDTEtfSU5GUkFfUENJRV9Q TF9QXzI1ME0JNDQNCisjZGVmaW5lIENMS19JTkZSQV9ERVZJQ0VfQVBDCQk0NQ0KKyNkZWZpbmUg Q0xLX0lORlJBX0NDSUZfQVAJCTQ2DQorI2RlZmluZSBDTEtfSU5GUkFfREVCVUdTWVMJCTQ3DQor I2RlZmluZSBDTEtfSU5GUkFfQVVESU8JCQk0OA0KKyNkZWZpbmUgQ0xLX0lORlJBX0NDSUZfTUQJ CTQ5DQorI2RlZmluZSBDTEtfSU5GUkFfRFhDQ19TRUNfQ09SRQkJNTANCisjZGVmaW5lIENMS19J TkZSQV9EWENDX0FPCQk1MQ0KKyNkZWZpbmUgQ0xLX0lORlJBX0RCR19UUkFDRQkJNTINCisjZGVm aW5lIENMS19JTkZSQV9ERVZNUFVfQgkJNTMNCisjZGVmaW5lIENMS19JTkZSQV9EUkFNQ19GMjZN CQk1NA0KKyNkZWZpbmUgQ0xLX0lORlJBX0lSVFgJCQk1NQ0KKyNkZWZpbmUgQ0xLX0lORlJBX1NT VVNCCQkJNTYNCisjZGVmaW5lIENMS19JTkZSQV9ESVNQX1BXTQkJNTcNCisjZGVmaW5lIENMS19J TkZSQV9DTERNQV9CCQk1OA0KKyNkZWZpbmUgQ0xLX0lORlJBX0FVRElPXzI2TV9CCQk1OQ0KKyNk ZWZpbmUgQ0xLX0lORlJBX01PREVNX1RFTVBfU0hBUkUJNjANCisjZGVmaW5lIENMS19JTkZSQV9T UEkxCQkJNjENCisjZGVmaW5lIENMS19JTkZSQV9JMkM0CQkJNjINCisjZGVmaW5lIENMS19JTkZS QV9TUEkyCQkJNjMNCisjZGVmaW5lIENMS19JTkZSQV9TUEkzCQkJNjQNCisjZGVmaW5lIENMS19J TkZSQV9VTklQUk9fU1lTCQk2NQ0KKyNkZWZpbmUgQ0xLX0lORlJBX1VOSVBST19USUNLCQk2Ng0K KyNkZWZpbmUgQ0xLX0lORlJBX1VGU19NUF9TQVBfQgkJNjcNCisjZGVmaW5lIENMS19JTkZSQV9N RDMyX0IJCTY4DQorI2RlZmluZSBDTEtfSU5GUkFfU1NQTQkJCTY5DQorI2RlZmluZSBDTEtfSU5G UkFfVU5JUFJPX01CSVNUCQk3MA0KKyNkZWZpbmUgQ0xLX0lORlJBX1NTUE1fQlVTX0gJCTcxDQor I2RlZmluZSBDTEtfSU5GUkFfSTJDNQkJCTcyDQorI2RlZmluZSBDTEtfSU5GUkFfSTJDNV9BUkJJ VEVSCQk3Mw0KKyNkZWZpbmUgQ0xLX0lORlJBX0kyQzVfSU1NCQk3NA0KKyNkZWZpbmUgQ0xLX0lO RlJBX0kyQzFfQVJCSVRFUgkJNzUNCisjZGVmaW5lIENMS19JTkZSQV9JMkMxX0lNTQkJNzYNCisj ZGVmaW5lIENMS19JTkZSQV9JMkMyX0FSQklURVIJCTc3DQorI2RlZmluZSBDTEtfSU5GUkFfSTJD Ml9JTU0JCTc4DQorI2RlZmluZSBDTEtfSU5GUkFfU1BJNAkJCTc5DQorI2RlZmluZSBDTEtfSU5G UkFfU1BJNQkJCTgwDQorI2RlZmluZSBDTEtfSU5GUkFfQ1FfRE1BCQk4MQ0KKyNkZWZpbmUgQ0xL X0lORlJBX1VGUwkJCTgyDQorI2RlZmluZSBDTEtfSU5GUkFfQUVTX1VGU0ZERQkJODMNCisjZGVm aW5lIENMS19JTkZSQV9VRlNfVElDSwkJODQNCisjZGVmaW5lIENMS19JTkZSQV9TU1VTQl9YSENJ CQk4NQ0KKyNkZWZpbmUgQ0xLX0lORlJBX01TREMwX1NFTEYJCTg2DQorI2RlZmluZSBDTEtfSU5G UkFfTVNEQzFfU0VMRgkJODcNCisjZGVmaW5lIENMS19JTkZSQV9NU0RDMl9TRUxGCQk4OA0KKyNk ZWZpbmUgQ0xLX0lORlJBX1NTUE1fMjZNX1NFTEYJCTg5DQorI2RlZmluZSBDTEtfSU5GUkFfU1NQ TV8zMktfU0VMRgkJOTANCisjZGVmaW5lIENMS19JTkZSQV9VRlNfQVhJCQk5MQ0KKyNkZWZpbmUg Q0xLX0lORlJBX0kyQzYJCQk5Mg0KKyNkZWZpbmUgQ0xLX0lORlJBX0FQX01TREMwCQk5Mw0KKyNk ZWZpbmUgQ0xLX0lORlJBX01EX01TREMwCQk5NA0KKyNkZWZpbmUgQ0xLX0lORlJBX0NDSUY1X0FQ CQk5NQ0KKyNkZWZpbmUgQ0xLX0lORlJBX0NDSUY1X01ECQk5Ng0KKyNkZWZpbmUgQ0xLX0lORlJB X1BDSUVfVE9QX0hfMTMzTQk5Nw0KKyNkZWZpbmUgQ0xLX0lORlJBX0ZMQVNISUZfVE9QX0hfMTMz TQk5OA0KKyNkZWZpbmUgQ0xLX0lORlJBX1BDSUVfUEVSSV8yNk0JCTk5DQorI2RlZmluZSBDTEtf SU5GUkFfQ0NJRjJfQVAJCTEwMA0KKyNkZWZpbmUgQ0xLX0lORlJBX0NDSUYyX01ECQkxMDENCisj ZGVmaW5lIENMS19JTkZSQV9DQ0lGM19BUAkJMTAyDQorI2RlZmluZSBDTEtfSU5GUkFfQ0NJRjNf TUQJCTEwMw0KKyNkZWZpbmUgQ0xLX0lORlJBX1NFSl9GMTNNCQkxMDQNCisjZGVmaW5lIENMS19J TkZSQV9BRVMJCQkxMDUNCisjZGVmaW5lIENMS19JTkZSQV9JMkM3CQkJMTA2DQorI2RlZmluZSBD TEtfSU5GUkFfSTJDOAkJCTEwNw0KKyNkZWZpbmUgQ0xLX0lORlJBX0ZCSVNUMkZQQwkJMTA4DQor I2RlZmluZSBDTEtfSU5GUkFfREVWSUNFX0FQQ19TWU5DCTEwOQ0KKyNkZWZpbmUgQ0xLX0lORlJB X0RQTUFJRl9NQUlOCQkxMTANCisjZGVmaW5lIENMS19JTkZSQV9QQ0lFX1RMXzMySwkJMTExDQor I2RlZmluZSBDTEtfSU5GUkFfQ0NJRjRfQVAJCTExMg0KKyNkZWZpbmUgQ0xLX0lORlJBX0NDSUY0 X01ECQkxMTMNCisjZGVmaW5lIENMS19JTkZSQV9TUEk2CQkJMTE0DQorI2RlZmluZSBDTEtfSU5G UkFfU1BJNwkJCTExNQ0KKyNkZWZpbmUgQ0xLX0lORlJBXzEzM00JCQkxMTYNCisjZGVmaW5lIENM S19JTkZSQV82Nk0JCQkxMTcNCisjZGVmaW5lIENMS19JTkZSQV82Nk1fUEVSSV9CVVMJCTExOA0K KyNkZWZpbmUgQ0xLX0lORlJBX0ZSRUVfRENNXzEzM00JCTExOQ0KKyNkZWZpbmUgQ0xLX0lORlJB X0ZSRUVfRENNXzY2TQkJMTIwDQorI2RlZmluZSBDTEtfSU5GUkFfUEVSSV9CVVNfRENNXzEzM00J MTIxDQorI2RlZmluZSBDTEtfSU5GUkFfUEVSSV9CVVNfRENNXzY2TQkxMjINCisjZGVmaW5lIENM S19JTkZSQV9GTEFTSElGX1BFUklfMjZNCTEyMw0KKyNkZWZpbmUgQ0xLX0lORlJBX0ZMQVNISUZf U0ZMQVNICTEyNA0KKyNkZWZpbmUgQ0xLX0lORlJBX0FQX0RNQQkJMTI1DQorI2RlZmluZSBDTEtf SU5GUkFfTlJfQ0xLCQkxMjYNCisNCisvKiBQRVJJQ0ZHICovDQorDQorI2RlZmluZSBDTEtfUEVS SV9QRVJJQVhJCQkwDQorI2RlZmluZSBDTEtfUEVSSV9OUl9DTEsJCQkxDQorDQorLyogQVBNSVhF RFNZUyAqLw0KKw0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfTUFJTlBMTAkJMA0KKyNkZWZpbmUgQ0xL X0FQTUlYRURfVU5JVlBMTAkJMQ0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfVVNCUExMCQkyDQorI2Rl ZmluZSBDTEtfQVBNSVhFRF9NU0RDUExMCQkzDQorI2RlZmluZSBDTEtfQVBNSVhFRF9NTVBMTAkJ NA0KKyNkZWZpbmUgQ0xLX0FQTUlYRURfQURTUFBMTAkJNQ0KKyNkZWZpbmUgQ0xLX0FQTUlYRURf TUZHUExMCQk2DQorI2RlZmluZSBDTEtfQVBNSVhFRF9UVkRQTEwJCTcNCisjZGVmaW5lIENMS19B UE1JWEVEX0FQTEwxCQk4DQorI2RlZmluZSBDTEtfQVBNSVhFRF9BUExMMgkJOQ0KKyNkZWZpbmUg Q0xLX0FQTUlYRURfTUlQSUQyNk0JCTEwDQorI2RlZmluZSBDTEtfQVBNSVhFRF9OUl9DTEsJCTEx DQorDQorLyogU0NQX0FEU1AgKi8NCisNCisjZGVmaW5lIENMS19TQ1BfQURTUF9BVURJT0RTUAkJ MA0KKyNkZWZpbmUgQ0xLX1NDUF9BRFNQX05SX0NMSwkJMQ0KKw0KKy8qIElNUF9JSUNfV1JBUF9D ICovDQorDQorI2RlZmluZSBDTEtfSU1QX0lJQ19XUkFQX0NfSTJDMTAJMA0KKyNkZWZpbmUgQ0xL X0lNUF9JSUNfV1JBUF9DX0kyQzExCTENCisjZGVmaW5lIENMS19JTVBfSUlDX1dSQVBfQ19JMkMx MgkyDQorI2RlZmluZSBDTEtfSU1QX0lJQ19XUkFQX0NfSTJDMTMJMw0KKyNkZWZpbmUgQ0xLX0lN UF9JSUNfV1JBUF9DX05SX0NMSwk0DQorDQorLyogQVVEU1lTICovDQorDQorI2RlZmluZSBDTEtf QVVEX0FGRQkJCTANCisjZGVmaW5lIENMS19BVURfMjJNCQkJMQ0KKyNkZWZpbmUgQ0xLX0FVRF8y NE0JCQkyDQorI2RlZmluZSBDTEtfQVVEX0FQTEwyX1RVTkVSCQkzDQorI2RlZmluZSBDTEtfQVVE X0FQTExfVFVORVIJCTQNCisjZGVmaW5lIENMS19BVURfVERNCQkJNQ0KKyNkZWZpbmUgQ0xLX0FV RF9BREMJCQk2DQorI2RlZmluZSBDTEtfQVVEX0RBQwkJCTcNCisjZGVmaW5lIENMS19BVURfREFD X1BSRURJUwkJOA0KKyNkZWZpbmUgQ0xLX0FVRF9UTUwJCQk5DQorI2RlZmluZSBDTEtfQVVEX05M RQkJCTEwDQorI2RlZmluZSBDTEtfQVVEX0kyUzFfQgkJCTExDQorI2RlZmluZSBDTEtfQVVEX0ky UzJfQgkJCTEyDQorI2RlZmluZSBDTEtfQVVEX0kyUzNfQgkJCTEzDQorI2RlZmluZSBDTEtfQVVE X0kyUzRfQgkJCTE0DQorI2RlZmluZSBDTEtfQVVEX0NPTk5TWVNfSTJTX0FTUkMJMTUNCisjZGVm aW5lIENMS19BVURfR0VORVJBTDFfQVNSQwkJMTYNCisjZGVmaW5lIENMS19BVURfR0VORVJBTDJf QVNSQwkJMTcNCisjZGVmaW5lIENMS19BVURfREFDX0hJUkVTCQkxOA0KKyNkZWZpbmUgQ0xLX0FV RF9BRENfSElSRVMJCTE5DQorI2RlZmluZSBDTEtfQVVEX0FEQ19ISVJFU19UTUwJCTIwDQorI2Rl ZmluZSBDTEtfQVVEX0FEREE2X0FEQwkJMjENCisjZGVmaW5lIENMS19BVURfQUREQTZfQURDX0hJ UkVTCQkyMg0KKyNkZWZpbmUgQ0xLX0FVRF8zUkRfREFDCQkJMjMNCisjZGVmaW5lIENMS19BVURf M1JEX0RBQ19QUkVESVMJCTI0DQorI2RlZmluZSBDTEtfQVVEXzNSRF9EQUNfVE1MCQkyNQ0KKyNk ZWZpbmUgQ0xLX0FVRF8zUkRfREFDX0hJUkVTCQkyNg0KKyNkZWZpbmUgQ0xLX0FVRF9JMlM1X0IJ CQkyNw0KKyNkZWZpbmUgQ0xLX0FVRF9JMlM2X0IJCQkyOA0KKyNkZWZpbmUgQ0xLX0FVRF9JMlM3 X0IJCQkyOQ0KKyNkZWZpbmUgQ0xLX0FVRF9JMlM4X0IJCQkzMA0KKyNkZWZpbmUgQ0xLX0FVRF9J MlM5X0IJCQkzMQ0KKyNkZWZpbmUgQ0xLX0FVRF9OUl9DTEsJCQkzMg0KKw0KKy8qIElNUF9JSUNf V1JBUF9FICovDQorDQorI2RlZmluZSBDTEtfSU1QX0lJQ19XUkFQX0VfSTJDMwkJMA0KKyNkZWZp bmUgQ0xLX0lNUF9JSUNfV1JBUF9FX05SX0NMSwkxDQorDQorLyogSU1QX0lJQ19XUkFQX1MgKi8N CisNCisjZGVmaW5lIENMS19JTVBfSUlDX1dSQVBfU19JMkM3CQkwDQorI2RlZmluZSBDTEtfSU1Q X0lJQ19XUkFQX1NfSTJDOAkJMQ0KKyNkZWZpbmUgQ0xLX0lNUF9JSUNfV1JBUF9TX0kyQzkJCTIN CisjZGVmaW5lIENMS19JTVBfSUlDX1dSQVBfU19OUl9DTEsJMw0KKw0KKy8qIElNUF9JSUNfV1JB UF9XUyAqLw0KKw0KKyNkZWZpbmUgQ0xLX0lNUF9JSUNfV1JBUF9XU19JMkMxCTANCisjZGVmaW5l IENMS19JTVBfSUlDX1dSQVBfV1NfSTJDMgkxDQorI2RlZmluZSBDTEtfSU1QX0lJQ19XUkFQX1dT X0kyQzQJMg0KKyNkZWZpbmUgQ0xLX0lNUF9JSUNfV1JBUF9XU19OUl9DTEsJMw0KKw0KKy8qIElN UF9JSUNfV1JBUF9XICovDQorDQorI2RlZmluZSBDTEtfSU1QX0lJQ19XUkFQX1dfSTJDNQkJMA0K KyNkZWZpbmUgQ0xLX0lNUF9JSUNfV1JBUF9XX05SX0NMSwkxDQorDQorLyogSU1QX0lJQ19XUkFQ X04gKi8NCisNCisjZGVmaW5lIENMS19JTVBfSUlDX1dSQVBfTl9JMkMwCQkwDQorI2RlZmluZSBD TEtfSU1QX0lJQ19XUkFQX05fSTJDNgkJMQ0KKyNkZWZpbmUgQ0xLX0lNUF9JSUNfV1JBUF9OX05S X0NMSwkyDQorDQorLyogTVNEQ19UT1AgKi8NCisNCisjZGVmaW5lIENMS19NU0RDX1RPUF9BRVNf MFAJCTANCisjZGVmaW5lIENMS19NU0RDX1RPUF9TUkNfMFAJCTENCisjZGVmaW5lIENMS19NU0RD X1RPUF9TUkNfMVAJCTINCisjZGVmaW5lIENMS19NU0RDX1RPUF9TUkNfMlAJCTMNCisjZGVmaW5l IENMS19NU0RDX1RPUF9QX01TREMwCQk0DQorI2RlZmluZSBDTEtfTVNEQ19UT1BfUF9NU0RDMQkJ NQ0KKyNkZWZpbmUgQ0xLX01TRENfVE9QX1BfTVNEQzIJCTYNCisjZGVmaW5lIENMS19NU0RDX1RP UF9QX0NGRwkJNw0KKyNkZWZpbmUgQ0xLX01TRENfVE9QX0FYSQkJOA0KKyNkZWZpbmUgQ0xLX01T RENfVE9QX0hfTVNUXzBQCQk5DQorI2RlZmluZSBDTEtfTVNEQ19UT1BfSF9NU1RfMVAJCTEwDQor I2RlZmluZSBDTEtfTVNEQ19UT1BfSF9NU1RfMlAJCTExDQorI2RlZmluZSBDTEtfTVNEQ19UT1Bf TUVNX09GRl9ETFlfMjZNCTEyDQorI2RlZmluZSBDTEtfTVNEQ19UT1BfMzJLCQkxMw0KKyNkZWZp bmUgQ0xLX01TRENfVE9QX0FIQjJBWElfQlJHX0FYSQkxNA0KKyNkZWZpbmUgQ0xLX01TRENfVE9Q X05SX0NMSwkJMTUNCisNCisvKiBNU0RDICovDQorDQorI2RlZmluZSBDTEtfTVNEQ19BWElfV1JB UAkJMA0KKyNkZWZpbmUgQ0xLX01TRENfTlJfQ0xLCQkJMQ0KKw0KKy8qIE1GR0NGRyAqLw0KKw0K KyNkZWZpbmUgQ0xLX01GR19CRzNECQkJMA0KKyNkZWZpbmUgQ0xLX01GR19OUl9DTEsJCQkxDQor DQorLyogTU1TWVMgKi8NCisNCisjZGVmaW5lIENMS19NTV9ESVNQX01VVEVYMAkJMA0KKyNkZWZp bmUgQ0xLX01NX0RJU1BfQ09ORklHCQkxDQorI2RlZmluZSBDTEtfTU1fRElTUF9PVkwwCQkyDQor I2RlZmluZSBDTEtfTU1fRElTUF9SRE1BMAkJMw0KKyNkZWZpbmUgQ0xLX01NX0RJU1BfT1ZMMF8y TAkJNA0KKyNkZWZpbmUgQ0xLX01NX0RJU1BfV0RNQTAJCTUNCisjZGVmaW5lIENMS19NTV9ESVNQ X1VGQkNfV0RNQTAJCTYNCisjZGVmaW5lIENMS19NTV9ESVNQX1JTWjAJCTcNCisjZGVmaW5lIENM S19NTV9ESVNQX0FBTDAJCTgNCisjZGVmaW5lIENMS19NTV9ESVNQX0NDT1JSMAkJOQ0KKyNkZWZp bmUgQ0xLX01NX0RJU1BfRElUSEVSMAkJMTANCisjZGVmaW5lIENMS19NTV9TTUlfSU5GUkEJCTEx DQorI2RlZmluZSBDTEtfTU1fRElTUF9HQU1NQTAJCTEyDQorI2RlZmluZSBDTEtfTU1fRElTUF9Q T1NUTUFTSzAJCTEzDQorI2RlZmluZSBDTEtfTU1fRElTUF9EU0NfV1JBUDAJCTE0DQorI2RlZmlu ZSBDTEtfTU1fRFNJMAkJCTE1DQorI2RlZmluZSBDTEtfTU1fRElTUF9DT0xPUjAJCTE2DQorI2Rl ZmluZSBDTEtfTU1fU01JX0NPTU1PTgkJMTcNCisjZGVmaW5lIENMS19NTV9ESVNQX0ZBS0VfRU5H MAkJMTgNCisjZGVmaW5lIENMS19NTV9ESVNQX0ZBS0VfRU5HMQkJMTkNCisjZGVmaW5lIENMS19N TV9NRFBfVERTSFA0CQkyMA0KKyNkZWZpbmUgQ0xLX01NX01EUF9SU1o0CQkJMjENCisjZGVmaW5l IENMS19NTV9NRFBfQUFMNAkJCTIyDQorI2RlZmluZSBDTEtfTU1fTURQX0hEUjQJCQkyMw0KKyNk ZWZpbmUgQ0xLX01NX01EUF9SRE1BNAkJMjQNCisjZGVmaW5lIENMS19NTV9NRFBfQ09MT1I0CQky NQ0KKyNkZWZpbmUgQ0xLX01NX0RJU1BfWTJSMAkJMjYNCisjZGVmaW5lIENMS19NTV9TTUlfR0FM UwkJCTI3DQorI2RlZmluZSBDTEtfTU1fRElTUF9PVkwyXzJMCQkyOA0KKyNkZWZpbmUgQ0xLX01N X0RJU1BfUkRNQTQJCTI5DQorI2RlZmluZSBDTEtfTU1fRElTUF9EUEkwCQkzMA0KKyNkZWZpbmUg Q0xLX01NX1NNSV9JT01NVQkJMzENCisjZGVmaW5lIENMS19NTV9EU0lfRFNJMAkJCTMyDQorI2Rl ZmluZSBDTEtfTU1fRFBJX0RQSTAJCQkzMw0KKyNkZWZpbmUgQ0xLX01NXzI2TUhaCQkJMzQNCisj ZGVmaW5lIENMS19NTV8zMktIWgkJCTM1DQorI2RlZmluZSBDTEtfTU1fTlJfQ0xLCQkJMzYNCisN CisvKiBJTUdTWVMgKi8NCisNCisjZGVmaW5lIENMS19JTUdfTEFSQjkJCQkwDQorI2RlZmluZSBD TEtfSU1HX0xBUkIxMAkJCTENCisjZGVmaW5lIENMS19JTUdfRElQCQkJMg0KKyNkZWZpbmUgQ0xL X0lNR19HQUxTCQkJMw0KKyNkZWZpbmUgQ0xLX0lNR19OUl9DTEsJCQk0DQorDQorLyogSU1HU1lT MiAqLw0KKw0KKyNkZWZpbmUgQ0xLX0lNRzJfTEFSQjExCQkJMA0KKyNkZWZpbmUgQ0xLX0lNRzJf TEFSQjEyCQkJMQ0KKyNkZWZpbmUgQ0xLX0lNRzJfTUZCCQkJMg0KKyNkZWZpbmUgQ0xLX0lNRzJf V1BFCQkJMw0KKyNkZWZpbmUgQ0xLX0lNRzJfTVNTCQkJNA0KKyNkZWZpbmUgQ0xLX0lNRzJfR0FM UwkJCTUNCisjZGVmaW5lIENMS19JTUcyX05SX0NMSwkJCTYNCisNCisvKiBWREVDU1lTX1NPQyAq Lw0KKw0KKyNkZWZpbmUgQ0xLX1ZERUNfU09DX0xBUkIxCQkwDQorI2RlZmluZSBDTEtfVkRFQ19T T0NfTEFUCQkxDQorI2RlZmluZSBDTEtfVkRFQ19TT0NfTEFUX0FDVElWRQkJMg0KKyNkZWZpbmUg Q0xLX1ZERUNfU09DX1ZERUMJCTMNCisjZGVmaW5lIENMS19WREVDX1NPQ19WREVDX0FDVElWRQk0 DQorI2RlZmluZSBDTEtfVkRFQ19TT0NfTlJfQ0xLCQk1DQorDQorLyogVkRFQ1NZUyAqLw0KKw0K KyNkZWZpbmUgQ0xLX1ZERUNfTEFSQjEJCQkwDQorI2RlZmluZSBDTEtfVkRFQ19MQVQJCQkxDQor I2RlZmluZSBDTEtfVkRFQ19MQVRfQUNUSVZFCQkyDQorI2RlZmluZSBDTEtfVkRFQ19WREVDCQkJ Mw0KKyNkZWZpbmUgQ0xLX1ZERUNfQUNUSVZFCQkJNA0KKyNkZWZpbmUgQ0xLX1ZERUNfTlJfQ0xL CQkJNQ0KKw0KKy8qIFZFTkNTWVMgKi8NCisNCisjZGVmaW5lIENMS19WRU5DX1NFVDBfTEFSQgkJ MA0KKyNkZWZpbmUgQ0xLX1ZFTkNfU0VUMV9WRU5DCQkxDQorI2RlZmluZSBDTEtfVkVOQ19TRVQy X0pQR0VOQwkJMg0KKyNkZWZpbmUgQ0xLX1ZFTkNfU0VUNV9HQUxTCQkzDQorI2RlZmluZSBDTEtf VkVOQ19OUl9DTEsJCQk0DQorDQorLyogQ0FNU1lTICovDQorDQorI2RlZmluZSBDTEtfQ0FNX0xB UkIxMwkJCTANCisjZGVmaW5lIENMS19DQU1fREZQX1ZBRAkJCTENCisjZGVmaW5lIENMS19DQU1f TEFSQjE0CQkJMg0KKyNkZWZpbmUgQ0xLX0NBTV9DQU0JCQkzDQorI2RlZmluZSBDTEtfQ0FNX0NB TVRHCQkJNA0KKyNkZWZpbmUgQ0xLX0NBTV9TRU5JTkYJCQk1DQorI2RlZmluZSBDTEtfQ0FNX0NB TVNWMAkJCTYNCisjZGVmaW5lIENMS19DQU1fQ0FNU1YxCQkJNw0KKyNkZWZpbmUgQ0xLX0NBTV9D QU1TVjIJCQk4DQorI2RlZmluZSBDTEtfQ0FNX0NBTVNWMwkJCTkNCisjZGVmaW5lIENMS19DQU1f Q0NVMAkJCTEwDQorI2RlZmluZSBDTEtfQ0FNX0NDVTEJCQkxMQ0KKyNkZWZpbmUgQ0xLX0NBTV9N UkFXMAkJCTEyDQorI2RlZmluZSBDTEtfQ0FNX0ZBS0VfRU5HCQkxMw0KKyNkZWZpbmUgQ0xLX0NB TV9DQ1VfR0FMUwkJMTQNCisjZGVmaW5lIENMS19DQU1fQ0FNMk1NX0dBTFMJCTE1DQorI2RlZmlu ZSBDTEtfQ0FNX05SX0NMSwkJCTE2DQorDQorLyogQ0FNU1lTX1JBV0EgKi8NCisNCisjZGVmaW5l IENMS19DQU1fUkFXQV9MQVJCWAkJMA0KKyNkZWZpbmUgQ0xLX0NBTV9SQVdBX0NBTQkJMQ0KKyNk ZWZpbmUgQ0xLX0NBTV9SQVdBX0NBTVRHCQkyDQorI2RlZmluZSBDTEtfQ0FNX1JBV0FfTlJfQ0xL CQkzDQorDQorLyogQ0FNU1lTX1JBV0IgKi8NCisNCisjZGVmaW5lIENMS19DQU1fUkFXQl9MQVJC WAkJMA0KKyNkZWZpbmUgQ0xLX0NBTV9SQVdCX0NBTQkJMQ0KKyNkZWZpbmUgQ0xLX0NBTV9SQVdC X0NBTVRHCQkyDQorI2RlZmluZSBDTEtfQ0FNX1JBV0JfTlJfQ0xLCQkzDQorDQorLyogQ0FNU1lT X1JBV0MgKi8NCisNCisjZGVmaW5lIENMS19DQU1fUkFXQ19MQVJCWAkJMA0KKyNkZWZpbmUgQ0xL X0NBTV9SQVdDX0NBTQkJMQ0KKyNkZWZpbmUgQ0xLX0NBTV9SQVdDX0NBTVRHCQkyDQorI2RlZmlu ZSBDTEtfQ0FNX1JBV0NfTlJfQ0xLCQkzDQorDQorLyogSVBFU1lTICovDQorDQorI2RlZmluZSBD TEtfSVBFX0xBUkIxOQkJCTANCisjZGVmaW5lIENMS19JUEVfTEFSQjIwCQkJMQ0KKyNkZWZpbmUg Q0xLX0lQRV9TTUlfU1VCQ09NCQkyDQorI2RlZmluZSBDTEtfSVBFX0ZECQkJMw0KKyNkZWZpbmUg Q0xLX0lQRV9GRQkJCTQNCisjZGVmaW5lIENMS19JUEVfUlNDCQkJNQ0KKyNkZWZpbmUgQ0xLX0lQ RV9EUEUJCQk2DQorI2RlZmluZSBDTEtfSVBFX0dBTFMJCQk3DQorI2RlZmluZSBDTEtfSVBFX05S X0NMSwkJCTgNCisNCisvKiBNRFBTWVMgKi8NCisNCisjZGVmaW5lIENMS19NRFBfUkRNQTAJCQkw DQorI2RlZmluZSBDTEtfTURQX1REU0hQMAkJCTENCisjZGVmaW5lIENMS19NRFBfSU1HX0RMX0FT WU5DMAkJMg0KKyNkZWZpbmUgQ0xLX01EUF9JTUdfRExfQVNZTkMxCQkzDQorI2RlZmluZSBDTEtf TURQX1JETUExCQkJNA0KKyNkZWZpbmUgQ0xLX01EUF9URFNIUDEJCQk1DQorI2RlZmluZSBDTEtf TURQX1NNSTAJCQk2DQorI2RlZmluZSBDTEtfTURQX0FQQl9CVVMJCQk3DQorI2RlZmluZSBDTEtf TURQX1dST1QwCQkJOA0KKyNkZWZpbmUgQ0xLX01EUF9SU1owCQkJOQ0KKyNkZWZpbmUgQ0xLX01E UF9IRFIwCQkJMTANCisjZGVmaW5lIENMS19NRFBfTVVURVgwCQkJMTENCisjZGVmaW5lIENMS19N RFBfV1JPVDEJCQkxMg0KKyNkZWZpbmUgQ0xLX01EUF9SU1oxCQkJMTMNCisjZGVmaW5lIENMS19N RFBfSERSMQkJCTE0DQorI2RlZmluZSBDTEtfTURQX0ZBS0VfRU5HMAkJMTUNCisjZGVmaW5lIENM S19NRFBfQUFMMAkJCTE2DQorI2RlZmluZSBDTEtfTURQX0FBTDEJCQkxNw0KKyNkZWZpbmUgQ0xL X01EUF9DT0xPUjAJCQkxOA0KKyNkZWZpbmUgQ0xLX01EUF9DT0xPUjEJCQkxOQ0KKyNkZWZpbmUg Q0xLX01EUF9JTUdfRExfUkVMQVkwX0FTWU5DMAkyMA0KKyNkZWZpbmUgQ0xLX01EUF9JTUdfRExf UkVMQVkxX0FTWU5DMQkyMQ0KKyNkZWZpbmUgQ0xLX01EUF9OUl9DTEsJCQkyMg0KKw0KKyNlbmRp ZiAvKiBfRFRfQklORElOR1NfQ0xLX01UODE5Ml9IICovDQorDQotLSANCjEuOC4xLjEuZGlydHkN Cg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5D5F0C433DF for ; Wed, 22 Jul 2020 06:50:32 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 1843D20657 for ; Wed, 22 Jul 2020 06:50:32 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="msSNRoK2"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="hTMNbJ6X" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 1843D20657 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=PW+4/MQYeavUrW6wLQ2UZApJAYHS6yOwmgdATBsnWDg=; b=msSNRoK2IYnSlleRV8uIJsgtF pAePhVRX1tfAyy4FgbEW+wzj4ZtTIaGBhbBE62QaJacNflgvrhzk74kB5KR67D5KeCvlSK4O8hym4 uxOPK3ZJBDeBYhb1GGmD1bGdScLWdB5LLCCsTBH6Grh8RvAwtLH5u13Bc0rMKYnRR9mrsUe2o/or5 LC8ZR4HsOJuUuo2Fn2zyJCEVWfLZjSxvu89ihTuD2gbe7VPYzkC0fvVhi983D6Z+8NLF3bu7d1cXC BVZWOZIQX+d8hmCjCVxxL1YVAAYMYmZjLyWvq4+RDFQW2g/2hGxj1iud4Ot5XaFh8JfgnGLOs/+su h3Ja9XumA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jy8a5-0005hT-BW; Wed, 22 Jul 2020 06:50:21 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jy8Zx-0005fL-Nq; Wed, 22 Jul 2020 06:50:15 +0000 X-UUID: 390b39db7bf04b96b555c58fae0b652d-20200721 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=xbWucSOOub+V3FYy9GxZrPI6qs+/BftwCXXayUwF4oY=; b=hTMNbJ6XkMeacbrxnkMAy4ehFDuwGOoV6hOCaXtfuTGZbLs3RSoNyO3m0aabrfbdF87lwQVqm/y34u6NtNs4wtUc5zmjIZuByTfQsEaK5bzDgIXKXQvhaMQn5jhAWqKlPPno4oBf15TUIFuiGHSUHZF3hOxCMXXzPcj32lWUrns=; X-UUID: 390b39db7bf04b96b555c58fae0b652d-20200721 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1466633061; Tue, 21 Jul 2020 22:50:11 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 21 Jul 2020 23:50:04 -0700 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 22 Jul 2020 14:50:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 22 Jul 2020 14:50:02 +0800 From: Weiyi Lu To: Matthias Brugger , Rob Herring , Stephen Boyd , Nicolas Boichat Subject: [PATCH 2/4] clk: mediatek: Add dt-bindings for MT8192 clocks Date: Wed, 22 Jul 2020 14:49:59 +0800 Message-ID: <1595400601-26220-3-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1595400601-26220-1-git-send-email-weiyi.lu@mediatek.com> References: <1595400601-26220-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200722_025014_000850_F45DD221 X-CRM114-Status: GOOD ( 11.51 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: James Liao , Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Wendell Lin , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Add MT8192 clock dt-bindings, include topckgen, apmixedsys, infracfg, pericfg and subsystem clocks. Signed-off-by: Weiyi Lu --- include/dt-bindings/clock/mt8192-clk.h | 593 +++++++++++++++++++++++++++++++++ 1 file changed, 593 insertions(+) create mode 100644 include/dt-bindings/clock/mt8192-clk.h diff --git a/include/dt-bindings/clock/mt8192-clk.h b/include/dt-bindings/clock/mt8192-clk.h new file mode 100644 index 0000000..0f50844 --- /dev/null +++ b/include/dt-bindings/clock/mt8192-clk.h @@ -0,0 +1,593 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu + */ + +#ifndef _DT_BINDINGS_CLK_MT8192_H +#define _DT_BINDINGS_CLK_MT8192_H + +/* TOPCKGEN */ + +#define CLK_TOP_AXI_SEL 0 +#define CLK_TOP_SPM_SEL 1 +#define CLK_TOP_SCP_SEL 2 +#define CLK_TOP_BUS_AXIMEM_SEL 3 +#define CLK_TOP_DISP_SEL 4 +#define CLK_TOP_MDP_SEL 5 +#define CLK_TOP_IMG1_SEL 6 +#define CLK_TOP_IMG2_SEL 7 +#define CLK_TOP_IPE_SEL 8 +#define CLK_TOP_DPE_SEL 9 +#define CLK_TOP_CAM_SEL 10 +#define CLK_TOP_CCU_SEL 11 +#define CLK_TOP_DSP7_SEL 12 +#define CLK_TOP_MFG_REF_SEL 13 +#define CLK_TOP_MFG_PLL_SEL 14 +#define CLK_TOP_CAMTG_SEL 15 +#define CLK_TOP_CAMTG2_SEL 16 +#define CLK_TOP_CAMTG3_SEL 17 +#define CLK_TOP_CAMTG4_SEL 18 +#define CLK_TOP_CAMTG5_SEL 19 +#define CLK_TOP_CAMTG6_SEL 20 +#define CLK_TOP_UART_SEL 21 +#define CLK_TOP_SPI_SEL 22 +#define CLK_TOP_MSDC50_0_H_SEL 23 +#define CLK_TOP_MSDC50_0_SEL 24 +#define CLK_TOP_MSDC30_1_SEL 25 +#define CLK_TOP_MSDC30_2_SEL 26 +#define CLK_TOP_AUDIO_SEL 27 +#define CLK_TOP_AUD_INTBUS_SEL 28 +#define CLK_TOP_PWRAP_ULPOSC_SEL 29 +#define CLK_TOP_ATB_SEL 30 +#define CLK_TOP_SSPM_SEL 31 +#define CLK_TOP_DPI_SEL 32 +#define CLK_TOP_SCAM_SEL 33 +#define CLK_TOP_DISP_PWM_SEL 34 +#define CLK_TOP_USB_TOP_SEL 35 +#define CLK_TOP_SSUSB_XHCI_SEL 36 +#define CLK_TOP_I2C_SEL 37 +#define CLK_TOP_SENINF_SEL 38 +#define CLK_TOP_SENINF1_SEL 39 +#define CLK_TOP_SENINF2_SEL 40 +#define CLK_TOP_SENINF3_SEL 41 +#define CLK_TOP_TL_SEL 42 +#define CLK_TOP_DXCC_SEL 43 +#define CLK_TOP_AUD_ENGEN1_SEL 44 +#define CLK_TOP_AUD_ENGEN2_SEL 45 +#define CLK_TOP_AES_UFSFDE_SEL 46 +#define CLK_TOP_UFS_SEL 47 +#define CLK_TOP_AUD_1_SEL 48 +#define CLK_TOP_AUD_2_SEL 49 +#define CLK_TOP_ADSP_SEL 50 +#define CLK_TOP_DPMAIF_MAIN_SEL 51 +#define CLK_TOP_VENC_SEL 52 +#define CLK_TOP_VDEC_SEL 53 +#define CLK_TOP_CAMTM_SEL 54 +#define CLK_TOP_PWM_SEL 55 +#define CLK_TOP_AUDIO_H_SEL 56 +#define CLK_TOP_SPMI_MST_SEL 57 +#define CLK_TOP_AES_MSDCFDE_SEL 58 +#define CLK_TOP_MCUPM_SEL 59 +#define CLK_TOP_SFLASH_SEL 60 +#define CLK_TOP_APLL_I2S0_M_SEL 61 +#define CLK_TOP_APLL_I2S1_M_SEL 62 +#define CLK_TOP_APLL_I2S2_M_SEL 63 +#define CLK_TOP_APLL_I2S3_M_SEL 64 +#define CLK_TOP_APLL_I2S4_M_SEL 65 +#define CLK_TOP_APLL_I2S5_M_SEL 66 +#define CLK_TOP_APLL_I2S6_M_SEL 67 +#define CLK_TOP_APLL_I2S7_M_SEL 68 +#define CLK_TOP_APLL_I2S8_M_SEL 69 +#define CLK_TOP_APLL_I2S9_M_SEL 70 +#define CLK_TOP_MAINPLL_D3 71 +#define CLK_TOP_MAINPLL_D4 72 +#define CLK_TOP_MAINPLL_D4_D2 73 +#define CLK_TOP_MAINPLL_D4_D4 74 +#define CLK_TOP_MAINPLL_D4_D8 75 +#define CLK_TOP_MAINPLL_D4_D16 76 +#define CLK_TOP_MAINPLL_D5 77 +#define CLK_TOP_MAINPLL_D5_D2 78 +#define CLK_TOP_MAINPLL_D5_D4 79 +#define CLK_TOP_MAINPLL_D5_D8 80 +#define CLK_TOP_MAINPLL_D6 81 +#define CLK_TOP_MAINPLL_D6_D2 82 +#define CLK_TOP_MAINPLL_D6_D4 83 +#define CLK_TOP_MAINPLL_D7 84 +#define CLK_TOP_MAINPLL_D7_D2 85 +#define CLK_TOP_MAINPLL_D7_D4 86 +#define CLK_TOP_MAINPLL_D7_D8 87 +#define CLK_TOP_UNIVPLL_D3 88 +#define CLK_TOP_UNIVPLL_D4 89 +#define CLK_TOP_UNIVPLL_D4_D2 90 +#define CLK_TOP_UNIVPLL_D4_D4 91 +#define CLK_TOP_UNIVPLL_D4_D8 92 +#define CLK_TOP_UNIVPLL_D5 93 +#define CLK_TOP_UNIVPLL_D5_D2 94 +#define CLK_TOP_UNIVPLL_D5_D4 95 +#define CLK_TOP_UNIVPLL_D5_D8 96 +#define CLK_TOP_UNIVPLL_D6 97 +#define CLK_TOP_UNIVPLL_D6_D2 98 +#define CLK_TOP_UNIVPLL_D6_D4 99 +#define CLK_TOP_UNIVPLL_D6_D8 100 +#define CLK_TOP_UNIVPLL_D6_D16 101 +#define CLK_TOP_UNIVPLL_D7 102 +#define CLK_TOP_APLL1 103 +#define CLK_TOP_APLL1_D2 104 +#define CLK_TOP_APLL1_D4 105 +#define CLK_TOP_APLL1_D8 106 +#define CLK_TOP_APLL2 107 +#define CLK_TOP_APLL2_D2 108 +#define CLK_TOP_APLL2_D4 109 +#define CLK_TOP_APLL2_D8 110 +#define CLK_TOP_MMPLL_D4 111 +#define CLK_TOP_MMPLL_D4_D2 112 +#define CLK_TOP_MMPLL_D5 113 +#define CLK_TOP_MMPLL_D5_D2 114 +#define CLK_TOP_MMPLL_D6 115 +#define CLK_TOP_MMPLL_D6_D2 116 +#define CLK_TOP_MMPLL_D7 117 +#define CLK_TOP_MMPLL_D9 118 +#define CLK_TOP_APUPLL 119 +#define CLK_TOP_NPUPLL 120 +#define CLK_TOP_TVDPLL 121 +#define CLK_TOP_TVDPLL_D2 122 +#define CLK_TOP_TVDPLL_D4 123 +#define CLK_TOP_TVDPLL_D8 124 +#define CLK_TOP_TVDPLL_D16 125 +#define CLK_TOP_MSDCPLL 126 +#define CLK_TOP_MSDCPLL_D2 127 +#define CLK_TOP_MSDCPLL_D4 128 +#define CLK_TOP_ULPOSC 129 +#define CLK_TOP_OSC_D2 130 +#define CLK_TOP_OSC_D4 131 +#define CLK_TOP_OSC_D8 132 +#define CLK_TOP_OSC_D10 133 +#define CLK_TOP_OSC_D16 134 +#define CLK_TOP_OSC_D20 135 +#define CLK_TOP_CSW_F26M_D2 136 +#define CLK_TOP_ADSPPLL 137 +#define CLK_TOP_UNIVPLL_192M 138 +#define CLK_TOP_UNIVPLL_192M_D2 139 +#define CLK_TOP_UNIVPLL_192M_D4 140 +#define CLK_TOP_UNIVPLL_192M_D8 141 +#define CLK_TOP_UNIVPLL_192M_D16 142 +#define CLK_TOP_UNIVPLL_192M_D32 143 +#define CLK_TOP_APLL12_DIV0 144 +#define CLK_TOP_APLL12_DIV1 145 +#define CLK_TOP_APLL12_DIV2 146 +#define CLK_TOP_APLL12_DIV3 147 +#define CLK_TOP_APLL12_DIV4 148 +#define CLK_TOP_APLL12_DIVB 149 +#define CLK_TOP_APLL12_DIV5 150 +#define CLK_TOP_APLL12_DIV6 151 +#define CLK_TOP_APLL12_DIV7 152 +#define CLK_TOP_APLL12_DIV8 153 +#define CLK_TOP_APLL12_DIV9 154 +#define CLK_TOP_SSUSB_TOP_REF 155 +#define CLK_TOP_SSUSB_PHY_REF 156 +#define CLK_TOP_NR_CLK 157 + +/* INFRACFG */ + +#define CLK_INFRA_PMIC_TMR 0 +#define CLK_INFRA_PMIC_AP 1 +#define CLK_INFRA_PMIC_MD 2 +#define CLK_INFRA_PMIC_CONN 3 +#define CLK_INFRA_SCPSYS 4 +#define CLK_INFRA_SEJ 5 +#define CLK_INFRA_APXGPT 6 +#define CLK_INFRA_MCUPM 7 +#define CLK_INFRA_GCE 8 +#define CLK_INFRA_GCE2 9 +#define CLK_INFRA_THERM 10 +#define CLK_INFRA_I2C0 11 +#define CLK_INFRA_AP_DMA_PSEUDO 12 +#define CLK_INFRA_I2C2 13 +#define CLK_INFRA_I2C3 14 +#define CLK_INFRA_PWM_H 15 +#define CLK_INFRA_PWM1 16 +#define CLK_INFRA_PWM2 17 +#define CLK_INFRA_PWM3 18 +#define CLK_INFRA_PWM4 19 +#define CLK_INFRA_PWM 20 +#define CLK_INFRA_UART0 21 +#define CLK_INFRA_UART1 22 +#define CLK_INFRA_UART2 23 +#define CLK_INFRA_UART3 24 +#define CLK_INFRA_GCE_26M 25 +#define CLK_INFRA_CQ_DMA_FPC 26 +#define CLK_INFRA_BTIF 27 +#define CLK_INFRA_SPI0 28 +#define CLK_INFRA_MSDC0 29 +#define CLK_INFRA_MSDC1 30 +#define CLK_INFRA_MSDC2 31 +#define CLK_INFRA_MSDC0_SRC 32 +#define CLK_INFRA_GCPU 33 +#define CLK_INFRA_TRNG 34 +#define CLK_INFRA_AUXADC 35 +#define CLK_INFRA_CPUM 36 +#define CLK_INFRA_CCIF1_AP 37 +#define CLK_INFRA_CCIF1_MD 38 +#define CLK_INFRA_AUXADC_MD 39 +#define CLK_INFRA_PCIE_TL_26M 40 +#define CLK_INFRA_MSDC1_SRC 41 +#define CLK_INFRA_MSDC2_SRC 42 +#define CLK_INFRA_PCIE_TL_96M 43 +#define CLK_INFRA_PCIE_PL_P_250M 44 +#define CLK_INFRA_DEVICE_APC 45 +#define CLK_INFRA_CCIF_AP 46 +#define CLK_INFRA_DEBUGSYS 47 +#define CLK_INFRA_AUDIO 48 +#define CLK_INFRA_CCIF_MD 49 +#define CLK_INFRA_DXCC_SEC_CORE 50 +#define CLK_INFRA_DXCC_AO 51 +#define CLK_INFRA_DBG_TRACE 52 +#define CLK_INFRA_DEVMPU_B 53 +#define CLK_INFRA_DRAMC_F26M 54 +#define CLK_INFRA_IRTX 55 +#define CLK_INFRA_SSUSB 56 +#define CLK_INFRA_DISP_PWM 57 +#define CLK_INFRA_CLDMA_B 58 +#define CLK_INFRA_AUDIO_26M_B 59 +#define CLK_INFRA_MODEM_TEMP_SHARE 60 +#define CLK_INFRA_SPI1 61 +#define CLK_INFRA_I2C4 62 +#define CLK_INFRA_SPI2 63 +#define CLK_INFRA_SPI3 64 +#define CLK_INFRA_UNIPRO_SYS 65 +#define CLK_INFRA_UNIPRO_TICK 66 +#define CLK_INFRA_UFS_MP_SAP_B 67 +#define CLK_INFRA_MD32_B 68 +#define CLK_INFRA_SSPM 69 +#define CLK_INFRA_UNIPRO_MBIST 70 +#define CLK_INFRA_SSPM_BUS_H 71 +#define CLK_INFRA_I2C5 72 +#define CLK_INFRA_I2C5_ARBITER 73 +#define CLK_INFRA_I2C5_IMM 74 +#define CLK_INFRA_I2C1_ARBITER 75 +#define CLK_INFRA_I2C1_IMM 76 +#define CLK_INFRA_I2C2_ARBITER 77 +#define CLK_INFRA_I2C2_IMM 78 +#define CLK_INFRA_SPI4 79 +#define CLK_INFRA_SPI5 80 +#define CLK_INFRA_CQ_DMA 81 +#define CLK_INFRA_UFS 82 +#define CLK_INFRA_AES_UFSFDE 83 +#define CLK_INFRA_UFS_TICK 84 +#define CLK_INFRA_SSUSB_XHCI 85 +#define CLK_INFRA_MSDC0_SELF 86 +#define CLK_INFRA_MSDC1_SELF 87 +#define CLK_INFRA_MSDC2_SELF 88 +#define CLK_INFRA_SSPM_26M_SELF 89 +#define CLK_INFRA_SSPM_32K_SELF 90 +#define CLK_INFRA_UFS_AXI 91 +#define CLK_INFRA_I2C6 92 +#define CLK_INFRA_AP_MSDC0 93 +#define CLK_INFRA_MD_MSDC0 94 +#define CLK_INFRA_CCIF5_AP 95 +#define CLK_INFRA_CCIF5_MD 96 +#define CLK_INFRA_PCIE_TOP_H_133M 97 +#define CLK_INFRA_FLASHIF_TOP_H_133M 98 +#define CLK_INFRA_PCIE_PERI_26M 99 +#define CLK_INFRA_CCIF2_AP 100 +#define CLK_INFRA_CCIF2_MD 101 +#define CLK_INFRA_CCIF3_AP 102 +#define CLK_INFRA_CCIF3_MD 103 +#define CLK_INFRA_SEJ_F13M 104 +#define CLK_INFRA_AES 105 +#define CLK_INFRA_I2C7 106 +#define CLK_INFRA_I2C8 107 +#define CLK_INFRA_FBIST2FPC 108 +#define CLK_INFRA_DEVICE_APC_SYNC 109 +#define CLK_INFRA_DPMAIF_MAIN 110 +#define CLK_INFRA_PCIE_TL_32K 111 +#define CLK_INFRA_CCIF4_AP 112 +#define CLK_INFRA_CCIF4_MD 113 +#define CLK_INFRA_SPI6 114 +#define CLK_INFRA_SPI7 115 +#define CLK_INFRA_133M 116 +#define CLK_INFRA_66M 117 +#define CLK_INFRA_66M_PERI_BUS 118 +#define CLK_INFRA_FREE_DCM_133M 119 +#define CLK_INFRA_FREE_DCM_66M 120 +#define CLK_INFRA_PERI_BUS_DCM_133M 121 +#define CLK_INFRA_PERI_BUS_DCM_66M 122 +#define CLK_INFRA_FLASHIF_PERI_26M 123 +#define CLK_INFRA_FLASHIF_SFLASH 124 +#define CLK_INFRA_AP_DMA 125 +#define CLK_INFRA_NR_CLK 126 + +/* PERICFG */ + +#define CLK_PERI_PERIAXI 0 +#define CLK_PERI_NR_CLK 1 + +/* APMIXEDSYS */ + +#define CLK_APMIXED_MAINPLL 0 +#define CLK_APMIXED_UNIVPLL 1 +#define CLK_APMIXED_USBPLL 2 +#define CLK_APMIXED_MSDCPLL 3 +#define CLK_APMIXED_MMPLL 4 +#define CLK_APMIXED_ADSPPLL 5 +#define CLK_APMIXED_MFGPLL 6 +#define CLK_APMIXED_TVDPLL 7 +#define CLK_APMIXED_APLL1 8 +#define CLK_APMIXED_APLL2 9 +#define CLK_APMIXED_MIPID26M 10 +#define CLK_APMIXED_NR_CLK 11 + +/* SCP_ADSP */ + +#define CLK_SCP_ADSP_AUDIODSP 0 +#define CLK_SCP_ADSP_NR_CLK 1 + +/* IMP_IIC_WRAP_C */ + +#define CLK_IMP_IIC_WRAP_C_I2C10 0 +#define CLK_IMP_IIC_WRAP_C_I2C11 1 +#define CLK_IMP_IIC_WRAP_C_I2C12 2 +#define CLK_IMP_IIC_WRAP_C_I2C13 3 +#define CLK_IMP_IIC_WRAP_C_NR_CLK 4 + +/* AUDSYS */ + +#define CLK_AUD_AFE 0 +#define CLK_AUD_22M 1 +#define CLK_AUD_24M 2 +#define CLK_AUD_APLL2_TUNER 3 +#define CLK_AUD_APLL_TUNER 4 +#define CLK_AUD_TDM 5 +#define CLK_AUD_ADC 6 +#define CLK_AUD_DAC 7 +#define CLK_AUD_DAC_PREDIS 8 +#define CLK_AUD_TML 9 +#define CLK_AUD_NLE 10 +#define CLK_AUD_I2S1_B 11 +#define CLK_AUD_I2S2_B 12 +#define CLK_AUD_I2S3_B 13 +#define CLK_AUD_I2S4_B 14 +#define CLK_AUD_CONNSYS_I2S_ASRC 15 +#define CLK_AUD_GENERAL1_ASRC 16 +#define CLK_AUD_GENERAL2_ASRC 17 +#define CLK_AUD_DAC_HIRES 18 +#define CLK_AUD_ADC_HIRES 19 +#define CLK_AUD_ADC_HIRES_TML 20 +#define CLK_AUD_ADDA6_ADC 21 +#define CLK_AUD_ADDA6_ADC_HIRES 22 +#define CLK_AUD_3RD_DAC 23 +#define CLK_AUD_3RD_DAC_PREDIS 24 +#define CLK_AUD_3RD_DAC_TML 25 +#define CLK_AUD_3RD_DAC_HIRES 26 +#define CLK_AUD_I2S5_B 27 +#define CLK_AUD_I2S6_B 28 +#define CLK_AUD_I2S7_B 29 +#define CLK_AUD_I2S8_B 30 +#define CLK_AUD_I2S9_B 31 +#define CLK_AUD_NR_CLK 32 + +/* IMP_IIC_WRAP_E */ + +#define CLK_IMP_IIC_WRAP_E_I2C3 0 +#define CLK_IMP_IIC_WRAP_E_NR_CLK 1 + +/* IMP_IIC_WRAP_S */ + +#define CLK_IMP_IIC_WRAP_S_I2C7 0 +#define CLK_IMP_IIC_WRAP_S_I2C8 1 +#define CLK_IMP_IIC_WRAP_S_I2C9 2 +#define CLK_IMP_IIC_WRAP_S_NR_CLK 3 + +/* IMP_IIC_WRAP_WS */ + +#define CLK_IMP_IIC_WRAP_WS_I2C1 0 +#define CLK_IMP_IIC_WRAP_WS_I2C2 1 +#define CLK_IMP_IIC_WRAP_WS_I2C4 2 +#define CLK_IMP_IIC_WRAP_WS_NR_CLK 3 + +/* IMP_IIC_WRAP_W */ + +#define CLK_IMP_IIC_WRAP_W_I2C5 0 +#define CLK_IMP_IIC_WRAP_W_NR_CLK 1 + +/* IMP_IIC_WRAP_N */ + +#define CLK_IMP_IIC_WRAP_N_I2C0 0 +#define CLK_IMP_IIC_WRAP_N_I2C6 1 +#define CLK_IMP_IIC_WRAP_N_NR_CLK 2 + +/* MSDC_TOP */ + +#define CLK_MSDC_TOP_AES_0P 0 +#define CLK_MSDC_TOP_SRC_0P 1 +#define CLK_MSDC_TOP_SRC_1P 2 +#define CLK_MSDC_TOP_SRC_2P 3 +#define CLK_MSDC_TOP_P_MSDC0 4 +#define CLK_MSDC_TOP_P_MSDC1 5 +#define CLK_MSDC_TOP_P_MSDC2 6 +#define CLK_MSDC_TOP_P_CFG 7 +#define CLK_MSDC_TOP_AXI 8 +#define CLK_MSDC_TOP_H_MST_0P 9 +#define CLK_MSDC_TOP_H_MST_1P 10 +#define CLK_MSDC_TOP_H_MST_2P 11 +#define CLK_MSDC_TOP_MEM_OFF_DLY_26M 12 +#define CLK_MSDC_TOP_32K 13 +#define CLK_MSDC_TOP_AHB2AXI_BRG_AXI 14 +#define CLK_MSDC_TOP_NR_CLK 15 + +/* MSDC */ + +#define CLK_MSDC_AXI_WRAP 0 +#define CLK_MSDC_NR_CLK 1 + +/* MFGCFG */ + +#define CLK_MFG_BG3D 0 +#define CLK_MFG_NR_CLK 1 + +/* MMSYS */ + +#define CLK_MM_DISP_MUTEX0 0 +#define CLK_MM_DISP_CONFIG 1 +#define CLK_MM_DISP_OVL0 2 +#define CLK_MM_DISP_RDMA0 3 +#define CLK_MM_DISP_OVL0_2L 4 +#define CLK_MM_DISP_WDMA0 5 +#define CLK_MM_DISP_UFBC_WDMA0 6 +#define CLK_MM_DISP_RSZ0 7 +#define CLK_MM_DISP_AAL0 8 +#define CLK_MM_DISP_CCORR0 9 +#define CLK_MM_DISP_DITHER0 10 +#define CLK_MM_SMI_INFRA 11 +#define CLK_MM_DISP_GAMMA0 12 +#define CLK_MM_DISP_POSTMASK0 13 +#define CLK_MM_DISP_DSC_WRAP0 14 +#define CLK_MM_DSI0 15 +#define CLK_MM_DISP_COLOR0 16 +#define CLK_MM_SMI_COMMON 17 +#define CLK_MM_DISP_FAKE_ENG0 18 +#define CLK_MM_DISP_FAKE_ENG1 19 +#define CLK_MM_MDP_TDSHP4 20 +#define CLK_MM_MDP_RSZ4 21 +#define CLK_MM_MDP_AAL4 22 +#define CLK_MM_MDP_HDR4 23 +#define CLK_MM_MDP_RDMA4 24 +#define CLK_MM_MDP_COLOR4 25 +#define CLK_MM_DISP_Y2R0 26 +#define CLK_MM_SMI_GALS 27 +#define CLK_MM_DISP_OVL2_2L 28 +#define CLK_MM_DISP_RDMA4 29 +#define CLK_MM_DISP_DPI0 30 +#define CLK_MM_SMI_IOMMU 31 +#define CLK_MM_DSI_DSI0 32 +#define CLK_MM_DPI_DPI0 33 +#define CLK_MM_26MHZ 34 +#define CLK_MM_32KHZ 35 +#define CLK_MM_NR_CLK 36 + +/* IMGSYS */ + +#define CLK_IMG_LARB9 0 +#define CLK_IMG_LARB10 1 +#define CLK_IMG_DIP 2 +#define CLK_IMG_GALS 3 +#define CLK_IMG_NR_CLK 4 + +/* IMGSYS2 */ + +#define CLK_IMG2_LARB11 0 +#define CLK_IMG2_LARB12 1 +#define CLK_IMG2_MFB 2 +#define CLK_IMG2_WPE 3 +#define CLK_IMG2_MSS 4 +#define CLK_IMG2_GALS 5 +#define CLK_IMG2_NR_CLK 6 + +/* VDECSYS_SOC */ + +#define CLK_VDEC_SOC_LARB1 0 +#define CLK_VDEC_SOC_LAT 1 +#define CLK_VDEC_SOC_LAT_ACTIVE 2 +#define CLK_VDEC_SOC_VDEC 3 +#define CLK_VDEC_SOC_VDEC_ACTIVE 4 +#define CLK_VDEC_SOC_NR_CLK 5 + +/* VDECSYS */ + +#define CLK_VDEC_LARB1 0 +#define CLK_VDEC_LAT 1 +#define CLK_VDEC_LAT_ACTIVE 2 +#define CLK_VDEC_VDEC 3 +#define CLK_VDEC_ACTIVE 4 +#define CLK_VDEC_NR_CLK 5 + +/* VENCSYS */ + +#define CLK_VENC_SET0_LARB 0 +#define CLK_VENC_SET1_VENC 1 +#define CLK_VENC_SET2_JPGENC 2 +#define CLK_VENC_SET5_GALS 3 +#define CLK_VENC_NR_CLK 4 + +/* CAMSYS */ + +#define CLK_CAM_LARB13 0 +#define CLK_CAM_DFP_VAD 1 +#define CLK_CAM_LARB14 2 +#define CLK_CAM_CAM 3 +#define CLK_CAM_CAMTG 4 +#define CLK_CAM_SENINF 5 +#define CLK_CAM_CAMSV0 6 +#define CLK_CAM_CAMSV1 7 +#define CLK_CAM_CAMSV2 8 +#define CLK_CAM_CAMSV3 9 +#define CLK_CAM_CCU0 10 +#define CLK_CAM_CCU1 11 +#define CLK_CAM_MRAW0 12 +#define CLK_CAM_FAKE_ENG 13 +#define CLK_CAM_CCU_GALS 14 +#define CLK_CAM_CAM2MM_GALS 15 +#define CLK_CAM_NR_CLK 16 + +/* CAMSYS_RAWA */ + +#define CLK_CAM_RAWA_LARBX 0 +#define CLK_CAM_RAWA_CAM 1 +#define CLK_CAM_RAWA_CAMTG 2 +#define CLK_CAM_RAWA_NR_CLK 3 + +/* CAMSYS_RAWB */ + +#define CLK_CAM_RAWB_LARBX 0 +#define CLK_CAM_RAWB_CAM 1 +#define CLK_CAM_RAWB_CAMTG 2 +#define CLK_CAM_RAWB_NR_CLK 3 + +/* CAMSYS_RAWC */ + +#define CLK_CAM_RAWC_LARBX 0 +#define CLK_CAM_RAWC_CAM 1 +#define CLK_CAM_RAWC_CAMTG 2 +#define CLK_CAM_RAWC_NR_CLK 3 + +/* IPESYS */ + +#define CLK_IPE_LARB19 0 +#define CLK_IPE_LARB20 1 +#define CLK_IPE_SMI_SUBCOM 2 +#define CLK_IPE_FD 3 +#define CLK_IPE_FE 4 +#define CLK_IPE_RSC 5 +#define CLK_IPE_DPE 6 +#define CLK_IPE_GALS 7 +#define CLK_IPE_NR_CLK 8 + +/* MDPSYS */ + +#define CLK_MDP_RDMA0 0 +#define CLK_MDP_TDSHP0 1 +#define CLK_MDP_IMG_DL_ASYNC0 2 +#define CLK_MDP_IMG_DL_ASYNC1 3 +#define CLK_MDP_RDMA1 4 +#define CLK_MDP_TDSHP1 5 +#define CLK_MDP_SMI0 6 +#define CLK_MDP_APB_BUS 7 +#define CLK_MDP_WROT0 8 +#define CLK_MDP_RSZ0 9 +#define CLK_MDP_HDR0 10 +#define CLK_MDP_MUTEX0 11 +#define CLK_MDP_WROT1 12 +#define CLK_MDP_RSZ1 13 +#define CLK_MDP_HDR1 14 +#define CLK_MDP_FAKE_ENG0 15 +#define CLK_MDP_AAL0 16 +#define CLK_MDP_AAL1 17 +#define CLK_MDP_COLOR0 18 +#define CLK_MDP_COLOR1 19 +#define CLK_MDP_IMG_DL_RELAY0_ASYNC0 20 +#define CLK_MDP_IMG_DL_RELAY1_ASYNC1 21 +#define CLK_MDP_NR_CLK 22 + +#endif /* _DT_BINDINGS_CLK_MT8192_H */ + -- 1.8.1.1.dirty _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, UPPERCASE_50_75,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9C1BEC433E1 for ; Wed, 22 Jul 2020 06:51:52 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5819C206C1 for ; Wed, 22 Jul 2020 06:51:52 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="x0xEldN5"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="hTMNbJ6X" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5819C206C1 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=taDVzNAKypClR5j4YA+UCr/vjeWcn5vL9A50QChYGGI=; b=x0xEldN5cQxP/nNUI9j8pOygw 6BklcTlFPWYV1lyPlPT3BvMBcZtqE4ZTHFxve7+eUKk1vPo9/l7+a1fjbHYO6pP80znp9IeiT34FC sTmf7+ssZ5YkCHrKJ5LuiEPssCwbMq+QZKKF9wyr+1v1sfQ3Pcnp9gXzvUu8tcgcObgvYmHYEUSbE ioq3H6JjgWmdnp4L5jeOvCun03EuYddkhK7kcoTlZWeyC+GCrhcg/hjuzRLtr4q0kv7cbXE2C6OVG +S+UZM1xFoedZ4d4jJcUvIEmRMhT5v7Itqe8Q6KVTsa1Er84D9dRsyOcOpqJ6LLyeybfhNSOg/eX3 2ql+MsS7g==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jy8a1-0005gl-8q; Wed, 22 Jul 2020 06:50:17 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jy8Zx-0005fL-Nq; Wed, 22 Jul 2020 06:50:15 +0000 X-UUID: 390b39db7bf04b96b555c58fae0b652d-20200721 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=xbWucSOOub+V3FYy9GxZrPI6qs+/BftwCXXayUwF4oY=; b=hTMNbJ6XkMeacbrxnkMAy4ehFDuwGOoV6hOCaXtfuTGZbLs3RSoNyO3m0aabrfbdF87lwQVqm/y34u6NtNs4wtUc5zmjIZuByTfQsEaK5bzDgIXKXQvhaMQn5jhAWqKlPPno4oBf15TUIFuiGHSUHZF3hOxCMXXzPcj32lWUrns=; X-UUID: 390b39db7bf04b96b555c58fae0b652d-20200721 Received: from mtkcas67.mediatek.inc [(172.29.193.45)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 1466633061; Tue, 21 Jul 2020 22:50:11 -0800 Received: from mtkmbs07n1.mediatek.inc (172.21.101.16) by MTKMBS62N2.mediatek.inc (172.29.193.42) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 21 Jul 2020 23:50:04 -0700 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n1.mediatek.inc (172.21.101.16) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 22 Jul 2020 14:50:02 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 22 Jul 2020 14:50:02 +0800 From: Weiyi Lu To: Matthias Brugger , Rob Herring , Stephen Boyd , Nicolas Boichat Subject: [PATCH 2/4] clk: mediatek: Add dt-bindings for MT8192 clocks Date: Wed, 22 Jul 2020 14:49:59 +0800 Message-ID: <1595400601-26220-3-git-send-email-weiyi.lu@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1595400601-26220-1-git-send-email-weiyi.lu@mediatek.com> References: <1595400601-26220-1-git-send-email-weiyi.lu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200722_025014_000850_F45DD221 X-CRM114-Status: GOOD ( 11.51 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: James Liao , Weiyi Lu , srv_heupstream@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, Wendell Lin , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add MT8192 clock dt-bindings, include topckgen, apmixedsys, infracfg, pericfg and subsystem clocks. Signed-off-by: Weiyi Lu --- include/dt-bindings/clock/mt8192-clk.h | 593 +++++++++++++++++++++++++++++++++ 1 file changed, 593 insertions(+) create mode 100644 include/dt-bindings/clock/mt8192-clk.h diff --git a/include/dt-bindings/clock/mt8192-clk.h b/include/dt-bindings/clock/mt8192-clk.h new file mode 100644 index 0000000..0f50844 --- /dev/null +++ b/include/dt-bindings/clock/mt8192-clk.h @@ -0,0 +1,593 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu + */ + +#ifndef _DT_BINDINGS_CLK_MT8192_H +#define _DT_BINDINGS_CLK_MT8192_H + +/* TOPCKGEN */ + +#define CLK_TOP_AXI_SEL 0 +#define CLK_TOP_SPM_SEL 1 +#define CLK_TOP_SCP_SEL 2 +#define CLK_TOP_BUS_AXIMEM_SEL 3 +#define CLK_TOP_DISP_SEL 4 +#define CLK_TOP_MDP_SEL 5 +#define CLK_TOP_IMG1_SEL 6 +#define CLK_TOP_IMG2_SEL 7 +#define CLK_TOP_IPE_SEL 8 +#define CLK_TOP_DPE_SEL 9 +#define CLK_TOP_CAM_SEL 10 +#define CLK_TOP_CCU_SEL 11 +#define CLK_TOP_DSP7_SEL 12 +#define CLK_TOP_MFG_REF_SEL 13 +#define CLK_TOP_MFG_PLL_SEL 14 +#define CLK_TOP_CAMTG_SEL 15 +#define CLK_TOP_CAMTG2_SEL 16 +#define CLK_TOP_CAMTG3_SEL 17 +#define CLK_TOP_CAMTG4_SEL 18 +#define CLK_TOP_CAMTG5_SEL 19 +#define CLK_TOP_CAMTG6_SEL 20 +#define CLK_TOP_UART_SEL 21 +#define CLK_TOP_SPI_SEL 22 +#define CLK_TOP_MSDC50_0_H_SEL 23 +#define CLK_TOP_MSDC50_0_SEL 24 +#define CLK_TOP_MSDC30_1_SEL 25 +#define CLK_TOP_MSDC30_2_SEL 26 +#define CLK_TOP_AUDIO_SEL 27 +#define CLK_TOP_AUD_INTBUS_SEL 28 +#define CLK_TOP_PWRAP_ULPOSC_SEL 29 +#define CLK_TOP_ATB_SEL 30 +#define CLK_TOP_SSPM_SEL 31 +#define CLK_TOP_DPI_SEL 32 +#define CLK_TOP_SCAM_SEL 33 +#define CLK_TOP_DISP_PWM_SEL 34 +#define CLK_TOP_USB_TOP_SEL 35 +#define CLK_TOP_SSUSB_XHCI_SEL 36 +#define CLK_TOP_I2C_SEL 37 +#define CLK_TOP_SENINF_SEL 38 +#define CLK_TOP_SENINF1_SEL 39 +#define CLK_TOP_SENINF2_SEL 40 +#define CLK_TOP_SENINF3_SEL 41 +#define CLK_TOP_TL_SEL 42 +#define CLK_TOP_DXCC_SEL 43 +#define CLK_TOP_AUD_ENGEN1_SEL 44 +#define CLK_TOP_AUD_ENGEN2_SEL 45 +#define CLK_TOP_AES_UFSFDE_SEL 46 +#define CLK_TOP_UFS_SEL 47 +#define CLK_TOP_AUD_1_SEL 48 +#define CLK_TOP_AUD_2_SEL 49 +#define CLK_TOP_ADSP_SEL 50 +#define CLK_TOP_DPMAIF_MAIN_SEL 51 +#define CLK_TOP_VENC_SEL 52 +#define CLK_TOP_VDEC_SEL 53 +#define CLK_TOP_CAMTM_SEL 54 +#define CLK_TOP_PWM_SEL 55 +#define CLK_TOP_AUDIO_H_SEL 56 +#define CLK_TOP_SPMI_MST_SEL 57 +#define CLK_TOP_AES_MSDCFDE_SEL 58 +#define CLK_TOP_MCUPM_SEL 59 +#define CLK_TOP_SFLASH_SEL 60 +#define CLK_TOP_APLL_I2S0_M_SEL 61 +#define CLK_TOP_APLL_I2S1_M_SEL 62 +#define CLK_TOP_APLL_I2S2_M_SEL 63 +#define CLK_TOP_APLL_I2S3_M_SEL 64 +#define CLK_TOP_APLL_I2S4_M_SEL 65 +#define CLK_TOP_APLL_I2S5_M_SEL 66 +#define CLK_TOP_APLL_I2S6_M_SEL 67 +#define CLK_TOP_APLL_I2S7_M_SEL 68 +#define CLK_TOP_APLL_I2S8_M_SEL 69 +#define CLK_TOP_APLL_I2S9_M_SEL 70 +#define CLK_TOP_MAINPLL_D3 71 +#define CLK_TOP_MAINPLL_D4 72 +#define CLK_TOP_MAINPLL_D4_D2 73 +#define CLK_TOP_MAINPLL_D4_D4 74 +#define CLK_TOP_MAINPLL_D4_D8 75 +#define CLK_TOP_MAINPLL_D4_D16 76 +#define CLK_TOP_MAINPLL_D5 77 +#define CLK_TOP_MAINPLL_D5_D2 78 +#define CLK_TOP_MAINPLL_D5_D4 79 +#define CLK_TOP_MAINPLL_D5_D8 80 +#define CLK_TOP_MAINPLL_D6 81 +#define CLK_TOP_MAINPLL_D6_D2 82 +#define CLK_TOP_MAINPLL_D6_D4 83 +#define CLK_TOP_MAINPLL_D7 84 +#define CLK_TOP_MAINPLL_D7_D2 85 +#define CLK_TOP_MAINPLL_D7_D4 86 +#define CLK_TOP_MAINPLL_D7_D8 87 +#define CLK_TOP_UNIVPLL_D3 88 +#define CLK_TOP_UNIVPLL_D4 89 +#define CLK_TOP_UNIVPLL_D4_D2 90 +#define CLK_TOP_UNIVPLL_D4_D4 91 +#define CLK_TOP_UNIVPLL_D4_D8 92 +#define CLK_TOP_UNIVPLL_D5 93 +#define CLK_TOP_UNIVPLL_D5_D2 94 +#define CLK_TOP_UNIVPLL_D5_D4 95 +#define CLK_TOP_UNIVPLL_D5_D8 96 +#define CLK_TOP_UNIVPLL_D6 97 +#define CLK_TOP_UNIVPLL_D6_D2 98 +#define CLK_TOP_UNIVPLL_D6_D4 99 +#define CLK_TOP_UNIVPLL_D6_D8 100 +#define CLK_TOP_UNIVPLL_D6_D16 101 +#define CLK_TOP_UNIVPLL_D7 102 +#define CLK_TOP_APLL1 103 +#define CLK_TOP_APLL1_D2 104 +#define CLK_TOP_APLL1_D4 105 +#define CLK_TOP_APLL1_D8 106 +#define CLK_TOP_APLL2 107 +#define CLK_TOP_APLL2_D2 108 +#define CLK_TOP_APLL2_D4 109 +#define CLK_TOP_APLL2_D8 110 +#define CLK_TOP_MMPLL_D4 111 +#define CLK_TOP_MMPLL_D4_D2 112 +#define CLK_TOP_MMPLL_D5 113 +#define CLK_TOP_MMPLL_D5_D2 114 +#define CLK_TOP_MMPLL_D6 115 +#define CLK_TOP_MMPLL_D6_D2 116 +#define CLK_TOP_MMPLL_D7 117 +#define CLK_TOP_MMPLL_D9 118 +#define CLK_TOP_APUPLL 119 +#define CLK_TOP_NPUPLL 120 +#define CLK_TOP_TVDPLL 121 +#define CLK_TOP_TVDPLL_D2 122 +#define CLK_TOP_TVDPLL_D4 123 +#define CLK_TOP_TVDPLL_D8 124 +#define CLK_TOP_TVDPLL_D16 125 +#define CLK_TOP_MSDCPLL 126 +#define CLK_TOP_MSDCPLL_D2 127 +#define CLK_TOP_MSDCPLL_D4 128 +#define CLK_TOP_ULPOSC 129 +#define CLK_TOP_OSC_D2 130 +#define CLK_TOP_OSC_D4 131 +#define CLK_TOP_OSC_D8 132 +#define CLK_TOP_OSC_D10 133 +#define CLK_TOP_OSC_D16 134 +#define CLK_TOP_OSC_D20 135 +#define CLK_TOP_CSW_F26M_D2 136 +#define CLK_TOP_ADSPPLL 137 +#define CLK_TOP_UNIVPLL_192M 138 +#define CLK_TOP_UNIVPLL_192M_D2 139 +#define CLK_TOP_UNIVPLL_192M_D4 140 +#define CLK_TOP_UNIVPLL_192M_D8 141 +#define CLK_TOP_UNIVPLL_192M_D16 142 +#define CLK_TOP_UNIVPLL_192M_D32 143 +#define CLK_TOP_APLL12_DIV0 144 +#define CLK_TOP_APLL12_DIV1 145 +#define CLK_TOP_APLL12_DIV2 146 +#define CLK_TOP_APLL12_DIV3 147 +#define CLK_TOP_APLL12_DIV4 148 +#define CLK_TOP_APLL12_DIVB 149 +#define CLK_TOP_APLL12_DIV5 150 +#define CLK_TOP_APLL12_DIV6 151 +#define CLK_TOP_APLL12_DIV7 152 +#define CLK_TOP_APLL12_DIV8 153 +#define CLK_TOP_APLL12_DIV9 154 +#define CLK_TOP_SSUSB_TOP_REF 155 +#define CLK_TOP_SSUSB_PHY_REF 156 +#define CLK_TOP_NR_CLK 157 + +/* INFRACFG */ + +#define CLK_INFRA_PMIC_TMR 0 +#define CLK_INFRA_PMIC_AP 1 +#define CLK_INFRA_PMIC_MD 2 +#define CLK_INFRA_PMIC_CONN 3 +#define CLK_INFRA_SCPSYS 4 +#define CLK_INFRA_SEJ 5 +#define CLK_INFRA_APXGPT 6 +#define CLK_INFRA_MCUPM 7 +#define CLK_INFRA_GCE 8 +#define CLK_INFRA_GCE2 9 +#define CLK_INFRA_THERM 10 +#define CLK_INFRA_I2C0 11 +#define CLK_INFRA_AP_DMA_PSEUDO 12 +#define CLK_INFRA_I2C2 13 +#define CLK_INFRA_I2C3 14 +#define CLK_INFRA_PWM_H 15 +#define CLK_INFRA_PWM1 16 +#define CLK_INFRA_PWM2 17 +#define CLK_INFRA_PWM3 18 +#define CLK_INFRA_PWM4 19 +#define CLK_INFRA_PWM 20 +#define CLK_INFRA_UART0 21 +#define CLK_INFRA_UART1 22 +#define CLK_INFRA_UART2 23 +#define CLK_INFRA_UART3 24 +#define CLK_INFRA_GCE_26M 25 +#define CLK_INFRA_CQ_DMA_FPC 26 +#define CLK_INFRA_BTIF 27 +#define CLK_INFRA_SPI0 28 +#define CLK_INFRA_MSDC0 29 +#define CLK_INFRA_MSDC1 30 +#define CLK_INFRA_MSDC2 31 +#define CLK_INFRA_MSDC0_SRC 32 +#define CLK_INFRA_GCPU 33 +#define CLK_INFRA_TRNG 34 +#define CLK_INFRA_AUXADC 35 +#define CLK_INFRA_CPUM 36 +#define CLK_INFRA_CCIF1_AP 37 +#define CLK_INFRA_CCIF1_MD 38 +#define CLK_INFRA_AUXADC_MD 39 +#define CLK_INFRA_PCIE_TL_26M 40 +#define CLK_INFRA_MSDC1_SRC 41 +#define CLK_INFRA_MSDC2_SRC 42 +#define CLK_INFRA_PCIE_TL_96M 43 +#define CLK_INFRA_PCIE_PL_P_250M 44 +#define CLK_INFRA_DEVICE_APC 45 +#define CLK_INFRA_CCIF_AP 46 +#define CLK_INFRA_DEBUGSYS 47 +#define CLK_INFRA_AUDIO 48 +#define CLK_INFRA_CCIF_MD 49 +#define CLK_INFRA_DXCC_SEC_CORE 50 +#define CLK_INFRA_DXCC_AO 51 +#define CLK_INFRA_DBG_TRACE 52 +#define CLK_INFRA_DEVMPU_B 53 +#define CLK_INFRA_DRAMC_F26M 54 +#define CLK_INFRA_IRTX 55 +#define CLK_INFRA_SSUSB 56 +#define CLK_INFRA_DISP_PWM 57 +#define CLK_INFRA_CLDMA_B 58 +#define CLK_INFRA_AUDIO_26M_B 59 +#define CLK_INFRA_MODEM_TEMP_SHARE 60 +#define CLK_INFRA_SPI1 61 +#define CLK_INFRA_I2C4 62 +#define CLK_INFRA_SPI2 63 +#define CLK_INFRA_SPI3 64 +#define CLK_INFRA_UNIPRO_SYS 65 +#define CLK_INFRA_UNIPRO_TICK 66 +#define CLK_INFRA_UFS_MP_SAP_B 67 +#define CLK_INFRA_MD32_B 68 +#define CLK_INFRA_SSPM 69 +#define CLK_INFRA_UNIPRO_MBIST 70 +#define CLK_INFRA_SSPM_BUS_H 71 +#define CLK_INFRA_I2C5 72 +#define CLK_INFRA_I2C5_ARBITER 73 +#define CLK_INFRA_I2C5_IMM 74 +#define CLK_INFRA_I2C1_ARBITER 75 +#define CLK_INFRA_I2C1_IMM 76 +#define CLK_INFRA_I2C2_ARBITER 77 +#define CLK_INFRA_I2C2_IMM 78 +#define CLK_INFRA_SPI4 79 +#define CLK_INFRA_SPI5 80 +#define CLK_INFRA_CQ_DMA 81 +#define CLK_INFRA_UFS 82 +#define CLK_INFRA_AES_UFSFDE 83 +#define CLK_INFRA_UFS_TICK 84 +#define CLK_INFRA_SSUSB_XHCI 85 +#define CLK_INFRA_MSDC0_SELF 86 +#define CLK_INFRA_MSDC1_SELF 87 +#define CLK_INFRA_MSDC2_SELF 88 +#define CLK_INFRA_SSPM_26M_SELF 89 +#define CLK_INFRA_SSPM_32K_SELF 90 +#define CLK_INFRA_UFS_AXI 91 +#define CLK_INFRA_I2C6 92 +#define CLK_INFRA_AP_MSDC0 93 +#define CLK_INFRA_MD_MSDC0 94 +#define CLK_INFRA_CCIF5_AP 95 +#define CLK_INFRA_CCIF5_MD 96 +#define CLK_INFRA_PCIE_TOP_H_133M 97 +#define CLK_INFRA_FLASHIF_TOP_H_133M 98 +#define CLK_INFRA_PCIE_PERI_26M 99 +#define CLK_INFRA_CCIF2_AP 100 +#define CLK_INFRA_CCIF2_MD 101 +#define CLK_INFRA_CCIF3_AP 102 +#define CLK_INFRA_CCIF3_MD 103 +#define CLK_INFRA_SEJ_F13M 104 +#define CLK_INFRA_AES 105 +#define CLK_INFRA_I2C7 106 +#define CLK_INFRA_I2C8 107 +#define CLK_INFRA_FBIST2FPC 108 +#define CLK_INFRA_DEVICE_APC_SYNC 109 +#define CLK_INFRA_DPMAIF_MAIN 110 +#define CLK_INFRA_PCIE_TL_32K 111 +#define CLK_INFRA_CCIF4_AP 112 +#define CLK_INFRA_CCIF4_MD 113 +#define CLK_INFRA_SPI6 114 +#define CLK_INFRA_SPI7 115 +#define CLK_INFRA_133M 116 +#define CLK_INFRA_66M 117 +#define CLK_INFRA_66M_PERI_BUS 118 +#define CLK_INFRA_FREE_DCM_133M 119 +#define CLK_INFRA_FREE_DCM_66M 120 +#define CLK_INFRA_PERI_BUS_DCM_133M 121 +#define CLK_INFRA_PERI_BUS_DCM_66M 122 +#define CLK_INFRA_FLASHIF_PERI_26M 123 +#define CLK_INFRA_FLASHIF_SFLASH 124 +#define CLK_INFRA_AP_DMA 125 +#define CLK_INFRA_NR_CLK 126 + +/* PERICFG */ + +#define CLK_PERI_PERIAXI 0 +#define CLK_PERI_NR_CLK 1 + +/* APMIXEDSYS */ + +#define CLK_APMIXED_MAINPLL 0 +#define CLK_APMIXED_UNIVPLL 1 +#define CLK_APMIXED_USBPLL 2 +#define CLK_APMIXED_MSDCPLL 3 +#define CLK_APMIXED_MMPLL 4 +#define CLK_APMIXED_ADSPPLL 5 +#define CLK_APMIXED_MFGPLL 6 +#define CLK_APMIXED_TVDPLL 7 +#define CLK_APMIXED_APLL1 8 +#define CLK_APMIXED_APLL2 9 +#define CLK_APMIXED_MIPID26M 10 +#define CLK_APMIXED_NR_CLK 11 + +/* SCP_ADSP */ + +#define CLK_SCP_ADSP_AUDIODSP 0 +#define CLK_SCP_ADSP_NR_CLK 1 + +/* IMP_IIC_WRAP_C */ + +#define CLK_IMP_IIC_WRAP_C_I2C10 0 +#define CLK_IMP_IIC_WRAP_C_I2C11 1 +#define CLK_IMP_IIC_WRAP_C_I2C12 2 +#define CLK_IMP_IIC_WRAP_C_I2C13 3 +#define CLK_IMP_IIC_WRAP_C_NR_CLK 4 + +/* AUDSYS */ + +#define CLK_AUD_AFE 0 +#define CLK_AUD_22M 1 +#define CLK_AUD_24M 2 +#define CLK_AUD_APLL2_TUNER 3 +#define CLK_AUD_APLL_TUNER 4 +#define CLK_AUD_TDM 5 +#define CLK_AUD_ADC 6 +#define CLK_AUD_DAC 7 +#define CLK_AUD_DAC_PREDIS 8 +#define CLK_AUD_TML 9 +#define CLK_AUD_NLE 10 +#define CLK_AUD_I2S1_B 11 +#define CLK_AUD_I2S2_B 12 +#define CLK_AUD_I2S3_B 13 +#define CLK_AUD_I2S4_B 14 +#define CLK_AUD_CONNSYS_I2S_ASRC 15 +#define CLK_AUD_GENERAL1_ASRC 16 +#define CLK_AUD_GENERAL2_ASRC 17 +#define CLK_AUD_DAC_HIRES 18 +#define CLK_AUD_ADC_HIRES 19 +#define CLK_AUD_ADC_HIRES_TML 20 +#define CLK_AUD_ADDA6_ADC 21 +#define CLK_AUD_ADDA6_ADC_HIRES 22 +#define CLK_AUD_3RD_DAC 23 +#define CLK_AUD_3RD_DAC_PREDIS 24 +#define CLK_AUD_3RD_DAC_TML 25 +#define CLK_AUD_3RD_DAC_HIRES 26 +#define CLK_AUD_I2S5_B 27 +#define CLK_AUD_I2S6_B 28 +#define CLK_AUD_I2S7_B 29 +#define CLK_AUD_I2S8_B 30 +#define CLK_AUD_I2S9_B 31 +#define CLK_AUD_NR_CLK 32 + +/* IMP_IIC_WRAP_E */ + +#define CLK_IMP_IIC_WRAP_E_I2C3 0 +#define CLK_IMP_IIC_WRAP_E_NR_CLK 1 + +/* IMP_IIC_WRAP_S */ + +#define CLK_IMP_IIC_WRAP_S_I2C7 0 +#define CLK_IMP_IIC_WRAP_S_I2C8 1 +#define CLK_IMP_IIC_WRAP_S_I2C9 2 +#define CLK_IMP_IIC_WRAP_S_NR_CLK 3 + +/* IMP_IIC_WRAP_WS */ + +#define CLK_IMP_IIC_WRAP_WS_I2C1 0 +#define CLK_IMP_IIC_WRAP_WS_I2C2 1 +#define CLK_IMP_IIC_WRAP_WS_I2C4 2 +#define CLK_IMP_IIC_WRAP_WS_NR_CLK 3 + +/* IMP_IIC_WRAP_W */ + +#define CLK_IMP_IIC_WRAP_W_I2C5 0 +#define CLK_IMP_IIC_WRAP_W_NR_CLK 1 + +/* IMP_IIC_WRAP_N */ + +#define CLK_IMP_IIC_WRAP_N_I2C0 0 +#define CLK_IMP_IIC_WRAP_N_I2C6 1 +#define CLK_IMP_IIC_WRAP_N_NR_CLK 2 + +/* MSDC_TOP */ + +#define CLK_MSDC_TOP_AES_0P 0 +#define CLK_MSDC_TOP_SRC_0P 1 +#define CLK_MSDC_TOP_SRC_1P 2 +#define CLK_MSDC_TOP_SRC_2P 3 +#define CLK_MSDC_TOP_P_MSDC0 4 +#define CLK_MSDC_TOP_P_MSDC1 5 +#define CLK_MSDC_TOP_P_MSDC2 6 +#define CLK_MSDC_TOP_P_CFG 7 +#define CLK_MSDC_TOP_AXI 8 +#define CLK_MSDC_TOP_H_MST_0P 9 +#define CLK_MSDC_TOP_H_MST_1P 10 +#define CLK_MSDC_TOP_H_MST_2P 11 +#define CLK_MSDC_TOP_MEM_OFF_DLY_26M 12 +#define CLK_MSDC_TOP_32K 13 +#define CLK_MSDC_TOP_AHB2AXI_BRG_AXI 14 +#define CLK_MSDC_TOP_NR_CLK 15 + +/* MSDC */ + +#define CLK_MSDC_AXI_WRAP 0 +#define CLK_MSDC_NR_CLK 1 + +/* MFGCFG */ + +#define CLK_MFG_BG3D 0 +#define CLK_MFG_NR_CLK 1 + +/* MMSYS */ + +#define CLK_MM_DISP_MUTEX0 0 +#define CLK_MM_DISP_CONFIG 1 +#define CLK_MM_DISP_OVL0 2 +#define CLK_MM_DISP_RDMA0 3 +#define CLK_MM_DISP_OVL0_2L 4 +#define CLK_MM_DISP_WDMA0 5 +#define CLK_MM_DISP_UFBC_WDMA0 6 +#define CLK_MM_DISP_RSZ0 7 +#define CLK_MM_DISP_AAL0 8 +#define CLK_MM_DISP_CCORR0 9 +#define CLK_MM_DISP_DITHER0 10 +#define CLK_MM_SMI_INFRA 11 +#define CLK_MM_DISP_GAMMA0 12 +#define CLK_MM_DISP_POSTMASK0 13 +#define CLK_MM_DISP_DSC_WRAP0 14 +#define CLK_MM_DSI0 15 +#define CLK_MM_DISP_COLOR0 16 +#define CLK_MM_SMI_COMMON 17 +#define CLK_MM_DISP_FAKE_ENG0 18 +#define CLK_MM_DISP_FAKE_ENG1 19 +#define CLK_MM_MDP_TDSHP4 20 +#define CLK_MM_MDP_RSZ4 21 +#define CLK_MM_MDP_AAL4 22 +#define CLK_MM_MDP_HDR4 23 +#define CLK_MM_MDP_RDMA4 24 +#define CLK_MM_MDP_COLOR4 25 +#define CLK_MM_DISP_Y2R0 26 +#define CLK_MM_SMI_GALS 27 +#define CLK_MM_DISP_OVL2_2L 28 +#define CLK_MM_DISP_RDMA4 29 +#define CLK_MM_DISP_DPI0 30 +#define CLK_MM_SMI_IOMMU 31 +#define CLK_MM_DSI_DSI0 32 +#define CLK_MM_DPI_DPI0 33 +#define CLK_MM_26MHZ 34 +#define CLK_MM_32KHZ 35 +#define CLK_MM_NR_CLK 36 + +/* IMGSYS */ + +#define CLK_IMG_LARB9 0 +#define CLK_IMG_LARB10 1 +#define CLK_IMG_DIP 2 +#define CLK_IMG_GALS 3 +#define CLK_IMG_NR_CLK 4 + +/* IMGSYS2 */ + +#define CLK_IMG2_LARB11 0 +#define CLK_IMG2_LARB12 1 +#define CLK_IMG2_MFB 2 +#define CLK_IMG2_WPE 3 +#define CLK_IMG2_MSS 4 +#define CLK_IMG2_GALS 5 +#define CLK_IMG2_NR_CLK 6 + +/* VDECSYS_SOC */ + +#define CLK_VDEC_SOC_LARB1 0 +#define CLK_VDEC_SOC_LAT 1 +#define CLK_VDEC_SOC_LAT_ACTIVE 2 +#define CLK_VDEC_SOC_VDEC 3 +#define CLK_VDEC_SOC_VDEC_ACTIVE 4 +#define CLK_VDEC_SOC_NR_CLK 5 + +/* VDECSYS */ + +#define CLK_VDEC_LARB1 0 +#define CLK_VDEC_LAT 1 +#define CLK_VDEC_LAT_ACTIVE 2 +#define CLK_VDEC_VDEC 3 +#define CLK_VDEC_ACTIVE 4 +#define CLK_VDEC_NR_CLK 5 + +/* VENCSYS */ + +#define CLK_VENC_SET0_LARB 0 +#define CLK_VENC_SET1_VENC 1 +#define CLK_VENC_SET2_JPGENC 2 +#define CLK_VENC_SET5_GALS 3 +#define CLK_VENC_NR_CLK 4 + +/* CAMSYS */ + +#define CLK_CAM_LARB13 0 +#define CLK_CAM_DFP_VAD 1 +#define CLK_CAM_LARB14 2 +#define CLK_CAM_CAM 3 +#define CLK_CAM_CAMTG 4 +#define CLK_CAM_SENINF 5 +#define CLK_CAM_CAMSV0 6 +#define CLK_CAM_CAMSV1 7 +#define CLK_CAM_CAMSV2 8 +#define CLK_CAM_CAMSV3 9 +#define CLK_CAM_CCU0 10 +#define CLK_CAM_CCU1 11 +#define CLK_CAM_MRAW0 12 +#define CLK_CAM_FAKE_ENG 13 +#define CLK_CAM_CCU_GALS 14 +#define CLK_CAM_CAM2MM_GALS 15 +#define CLK_CAM_NR_CLK 16 + +/* CAMSYS_RAWA */ + +#define CLK_CAM_RAWA_LARBX 0 +#define CLK_CAM_RAWA_CAM 1 +#define CLK_CAM_RAWA_CAMTG 2 +#define CLK_CAM_RAWA_NR_CLK 3 + +/* CAMSYS_RAWB */ + +#define CLK_CAM_RAWB_LARBX 0 +#define CLK_CAM_RAWB_CAM 1 +#define CLK_CAM_RAWB_CAMTG 2 +#define CLK_CAM_RAWB_NR_CLK 3 + +/* CAMSYS_RAWC */ + +#define CLK_CAM_RAWC_LARBX 0 +#define CLK_CAM_RAWC_CAM 1 +#define CLK_CAM_RAWC_CAMTG 2 +#define CLK_CAM_RAWC_NR_CLK 3 + +/* IPESYS */ + +#define CLK_IPE_LARB19 0 +#define CLK_IPE_LARB20 1 +#define CLK_IPE_SMI_SUBCOM 2 +#define CLK_IPE_FD 3 +#define CLK_IPE_FE 4 +#define CLK_IPE_RSC 5 +#define CLK_IPE_DPE 6 +#define CLK_IPE_GALS 7 +#define CLK_IPE_NR_CLK 8 + +/* MDPSYS */ + +#define CLK_MDP_RDMA0 0 +#define CLK_MDP_TDSHP0 1 +#define CLK_MDP_IMG_DL_ASYNC0 2 +#define CLK_MDP_IMG_DL_ASYNC1 3 +#define CLK_MDP_RDMA1 4 +#define CLK_MDP_TDSHP1 5 +#define CLK_MDP_SMI0 6 +#define CLK_MDP_APB_BUS 7 +#define CLK_MDP_WROT0 8 +#define CLK_MDP_RSZ0 9 +#define CLK_MDP_HDR0 10 +#define CLK_MDP_MUTEX0 11 +#define CLK_MDP_WROT1 12 +#define CLK_MDP_RSZ1 13 +#define CLK_MDP_HDR1 14 +#define CLK_MDP_FAKE_ENG0 15 +#define CLK_MDP_AAL0 16 +#define CLK_MDP_AAL1 17 +#define CLK_MDP_COLOR0 18 +#define CLK_MDP_COLOR1 19 +#define CLK_MDP_IMG_DL_RELAY0_ASYNC0 20 +#define CLK_MDP_IMG_DL_RELAY1_ASYNC1 21 +#define CLK_MDP_NR_CLK 22 + +#endif /* _DT_BINDINGS_CLK_MT8192_H */ + -- 1.8.1.1.dirty _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel