From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.3 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B0F0FC433E3 for ; Tue, 25 Aug 2020 01:54:53 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 8BFD520738 for ; Tue, 25 Aug 2020 01:54:53 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="FwV6zaQ3" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726497AbgHYByt (ORCPT ); Mon, 24 Aug 2020 21:54:49 -0400 Received: from Mailgw01.mediatek.com ([1.203.163.78]:63094 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725838AbgHYBys (ORCPT ); Mon, 24 Aug 2020 21:54:48 -0400 X-UUID: 43fb5426912e4be5b294b2a90d6bbe04-20200825 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=KRs+vSlYwGYwpiFLXL5EtWaoxOEeTH5+ThF/MdrmqRY=; b=FwV6zaQ3ctHwUhM3yd5SJbkiY5AFFKPUshlMfx7s1NayEo3wDIVrEokgrdjto6tOb39mfnucNUGqTFSW7PgNGuwX7QW4tQItunTINzKFZwx7vgh1sUXsgcMTRHvWWbmMkGMksY3MtcAPMCCXb3eejfl5NnoJVg0QmnzvIiDhpX4=; X-UUID: 43fb5426912e4be5b294b2a90d6bbe04-20200825 Received: from mtkcas36.mediatek.inc [(172.27.4.253)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 1933644090; Tue, 25 Aug 2020 09:54:36 +0800 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 25 Aug 2020 09:54:33 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 25 Aug 2020 09:54:33 +0800 Message-ID: <1598320393.24928.10.camel@mhfsdcap03> Subject: Re: [V7, 1/2] media: dt-bindings: media: i2c: Document OV02A10 bindings From: Dongchun Zhu To: Tomasz Figa , Sakari Ailus CC: Linus Walleij , Bartosz Golaszewski , Mauro Carvalho Chehab , Andy Shevchenko , Rob Herring , Mark Rutland , Nicolas Boichat , , Matthias Brugger , Cao Bing Bu , srv_heupstream , "moderated list:ARM/Mediatek SoC support" , "list@263.net:IOMMU DRIVERS , Joerg Roedel ," , Sj Huang , Linux Media Mailing List , linux-devicetree , Louis Kuo , "Shengnan Wang =?UTF-8?Q?=28=E7=8E=8B=E5=9C=A3=E7=94=B7=29?=" , Date: Tue, 25 Aug 2020 09:53:13 +0800 In-Reply-To: <1595212256.17166.116.camel@mhfsdcap03> References: <20200505070451.GS9190@paasikivi.fi.intel.com> <1588688238.8804.150.camel@mhfsdcap03> <20200506112136.GV9190@paasikivi.fi.intel.com> <1588856325.8804.179.camel@mhfsdcap03> <20200507141147.GF9190@paasikivi.fi.intel.com> <1588920685.8804.230.camel@mhfsdcap03> <20200510223552.GA11272@paasikivi.fi.intel.com> <1589197265.8804.262.camel@mhfsdcap03> <20200715140110.GD16711@paasikivi.fi.intel.com> <1595212256.17166.116.camel@mhfsdcap03> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 336B04A51CECF995964F7A8EEDF5A999871FBFCBA977263E2275B3AF5D7BB85C2000:8 X-MTK: N Content-Transfer-Encoding: base64 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org SGkgU2FrYXJpLA0KDQpQYXJkb24sIGhhdmUgeW91IG5vdGljZWQgbXkgcmVseSBiZWxvdz8NClBs ZWFzZSBsZXQgdXMga25vdyBvZiBhbnkgcXVlc3Rpb25zIG9yIHN1Z2dlc3Rpb25zIHlvdSBoYXZl Lg0KDQpPbiBNb24sIDIwMjAtMDctMjAgYXQgMTA6MzAgKzA4MDAsIERvbmdjaHVuIFpodSB3cm90 ZToNCj4gSGkgU2FrYXJpLCBUb21hc3osDQo+IA0KPiBUaGFua3MgZm9yIHRoZSByZXZpZXcuDQo+ IA0KPiBPbiBUaHUsIDIwMjAtMDctMTYgYXQgMTY6NTcgKzAyMDAsIFRvbWFzeiBGaWdhIHdyb3Rl Og0KPiA+IE9uIFdlZCwgSnVsIDE1LCAyMDIwIGF0IDQ6MDEgUE0gU2FrYXJpIEFpbHVzDQo+ID4g PHNha2FyaS5haWx1c0BsaW51eC5pbnRlbC5jb20+IHdyb3RlOg0KPiA+ID4NCj4gPiA+IGhpIERv bmdjaHVuLA0KPiA+ID4NCj4gPiA+IE9uIE1vbiwgTWF5IDExLCAyMDIwIGF0IDA3OjQxOjA1UE0g KzA4MDAsIERvbmdjaHVuIFpodSB3cm90ZToNCj4gPiA+ID4gSGkgU2FrYXJpLA0KPiA+ID4gPg0K PiA+ID4gPiBPbiBNb24sIDIwMjAtMDUtMTEgYXQgMDE6MzUgKzAzMDAsIFNha2FyaSBBaWx1cyB3 cm90ZToNCj4gPiA+ID4gPiBIaSBEb25nY2h1biwNCj4gPiA+ID4gPg0KPiA+ID4gPiA+IE9uIEZy aSwgTWF5IDA4LCAyMDIwIGF0IDAyOjUxOjI1UE0gKzA4MDAsIERvbmdjaHVuIFpodSB3cm90ZToN Cj4gPiA+ID4gPiA+IEhpIFNha2FyaSwgVG9tYXN6LA0KPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ IE9uIFRodSwgMjAyMC0wNS0wNyBhdCAxNjoyNSArMDIwMCwgVG9tYXN6IEZpZ2Egd3JvdGU6DQo+ ID4gPiA+ID4gPiA+IE9uIFRodSwgTWF5IDcsIDIwMjAgYXQgNDoxMiBQTSBTYWthcmkgQWlsdXMN Cj4gPiA+ID4gPiA+ID4gPHNha2FyaS5haWx1c0BsaW51eC5pbnRlbC5jb20+IHdyb3RlOg0KPiA+ ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gSGkgVG9tYXN6LCBEb25nY2h1biwNCj4gPiA+ ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+IE9uIFRodSwgTWF5IDA3LCAyMDIwIGF0IDAzOjUw OjQwUE0gKzAyMDAsIFRvbWFzeiBGaWdhIHdyb3RlOg0KPiA+ID4gPiA+ID4gPiA+ID4gSGkgU2Fr YXJpIGFuZCBEb25nY2h1biwNCj4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPiBP biBUaHUsIE1heSA3LCAyMDIwIGF0IDM6MDAgUE0gRG9uZ2NodW4gWmh1IDxkb25nY2h1bi56aHVA bWVkaWF0ZWsuY29tPiB3cm90ZToNCj4gPiA+ID4gPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ID4g PiA+ID4gSGkgU2FrYXJpLA0KPiA+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ID4g PiBUaGFua3MgZm9yIHRoZSByZXZpZXcuDQo+ID4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4g PiA+ID4gPiA+IE9uIFdlZCwgMjAyMC0wNS0wNiBhdCAxNDoyMSArMDMwMCwgU2FrYXJpIEFpbHVz IHdyb3RlOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+IEhpIERvbmdjaHVuLA0KPiA+ID4gPiA+ID4g PiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gT24gVHVlLCBNYXkgMDUsIDIwMjAgYXQg MTA6MTc6MThQTSArMDgwMCwgRG9uZ2NodW4gWmh1IHdyb3RlOg0KPiA+ID4gPiA+ID4gPiA+ID4g PiA+ID4gSGkgU2FrYXJpLA0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ID4g PiA+ID4gPiA+IFRoYW5rcyBmb3IgdGhlIHJldmlldy4NCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiBPbiBUdWUsIDIwMjAtMDUtMDUgYXQgMTA6MDQgKzAz MDAsIFNha2FyaSBBaWx1cyB3cm90ZToNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gSGkgRG9u Z2NodW4sDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4g PiA+IE9uIFRodSwgQXByIDMwLCAyMDIwIGF0IDA0OjA5OjIzUE0gKzA4MDAsIERvbmdjaHVuIFpo dSB3cm90ZToNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiBBZGQgRFQgYmluZGluZ3MgZG9j dW1lbnRhdGlvbiBmb3IgT21uaXZpc2lvbiBPVjAyQTEwIGltYWdlIHNlbnNvci4NCj4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+IFNpZ25lZC1v ZmYtYnk6IERvbmdjaHVuIFpodSA8ZG9uZ2NodW4uemh1QG1lZGlhdGVrLmNvbT4NCj4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gPiAtLS0NCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiAgLi4u L2JpbmRpbmdzL21lZGlhL2kyYy9vdnRpLG92MDJhMTAueWFtbCAgICAgICAgICAgfCAxNDggKysr KysrKysrKysrKysrKysrKysrDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gIE1BSU5UQUlO RVJTICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHwgICA3ICsNCj4gPiA+ ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiAgMiBmaWxlcyBjaGFuZ2VkLCAxNTUgaW5zZXJ0aW9ucygr KQ0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1l bnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lZGlhL2kyYy9vdnRpLG92MDJhMTAueWFtbA0K PiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4g ZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZWRpYS9pMmMv b3Z0aSxvdjAyYTEwLnlhbWwgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVk aWEvaTJjL292dGksb3YwMmExMC55YW1sDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gbmV3 IGZpbGUgbW9kZSAxMDA2NDQNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiBpbmRleCAwMDAw MDAwLi4yYmU0YmQyDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gLS0tIC9kZXYvbnVsbA0K PiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsrKyBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJl ZS9iaW5kaW5ncy9tZWRpYS9pMmMvb3Z0aSxvdjAyYTEwLnlhbWwNCj4gPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ID4gPiBAQCAtMCwwICsxLDE0OCBAQA0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ICsjIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMCBPUiBCU0QtMi1DbGF1c2UpDQo+ ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyMgQ29weXJpZ2h0IChjKSAyMDIwIE1lZGlhVGVr IEluYy4NCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArJVlBTUwgMS4yDQo+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gKy0tLQ0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICskaWQ6 IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9zY2hlbWFzL21lZGlhL2kyYy9vdnRpLG92MDJhMTAueWFt bCMNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArJHNjaGVtYTogaHR0cDovL2RldmljZXRy ZWUub3JnL21ldGEtc2NoZW1hcy9jb3JlLnlhbWwjDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gKw0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICt0aXRsZTogT21uaXZpc2lvbiBPVjAy QTEwIENNT1MgU2Vuc29yIERldmljZSBUcmVlIEJpbmRpbmdzDQo+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ID4gKw0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICttYWludGFpbmVyczoNCj4g PiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICAtIERvbmdjaHVuIFpodSA8ZG9uZ2NodW4uemh1 QG1lZGlhdGVrLmNvbT4NCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArDQo+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gK2Rlc2NyaXB0aW9uOiB8LQ0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ICsgIFRoZSBPbW5pdmlzaW9uIE9WMDJBMTAgaXMgYSBsb3ctY29zdCwgaGlnaCBwZXJm b3JtYW5jZSwgMS81LWluY2gsIDIgbWVnYXBpeGVsDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gKyAgaW1hZ2Ugc2Vuc29yLCB3aGljaCBpcyB0aGUgbGF0ZXN0IHByb2R1Y3Rpb24gZGVyaXZl ZCBmcm9tIE9tbml2aXNpb24ncyBDTU9TDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAg aW1hZ2Ugc2Vuc29yIHRlY2hub2xvZ3kuIEloaXMgY2hpcCBzdXBwb3J0cyBoaWdoIGZyYW1lIHJh dGUgc3BlZWRzIHVwIHRvIDMwZnBzDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgQCAx NjAweDEyMDAgKFVYR0EpIHJlc29sdXRpb24gdHJhbnNmZXJyZWQgb3ZlciBhIDEtbGFuZSBNSVBJ IGludGVyZmFjZS4gVGhlDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgc2Vuc29yIG91 dHB1dCBpcyBhdmFpbGFibGUgdmlhIENTSS0yIHNlcmlhbCBkYXRhIG91dHB1dC4NCj4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gPiArDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gK3Byb3Bl cnRpZXM6DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgY29tcGF0aWJsZToNCj4gPiA+ ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICAgIGNvbnN0OiBvdnRpLG92MDJhMTANCj4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gPiArDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgcmVn Og0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAgbWF4SXRlbXM6IDENCj4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gPiArDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgY2xv Y2tzOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAgaXRlbXM6DQo+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ID4gKyAgICAgIC0gZGVzY3JpcHRpb246IHRvcCBtdXggY2FtdGcgY2xv Y2sNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICAgICAgLSBkZXNjcmlwdGlvbjogZGV2 aWRlciBjbG9jaw0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsNCj4gPiA+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiArICBjbG9jay1uYW1lczoNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4g PiArICAgIGl0ZW1zOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAgICAtIGNvbnN0 OiBlY2xrDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICAgIC0gY29uc3Q6IGZyZXFf bXV4DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKw0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ICsgIGNsb2NrLWZyZXF1ZW5jeToNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiAr ICAgIGRlc2NyaXB0aW9uOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAgICBGcmVx dWVuY3kgb2YgdGhlIGVjbGsgY2xvY2sgaW4gSGVydHouDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4g PiA+ID4gKw0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgIGRvdmRkLXN1cHBseToNCj4g PiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+ICsgICAgICBEZWZpbml0aW9uIG9mIHRoZSByZWd1bGF0b3IgdXNlZCBh cyBpbnRlcmZhY2UgcG93ZXIgc3VwcGx5Lg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsN Cj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICBhdmRkLXN1cHBseToNCj4gPiA+ID4gPiA+ ID4gPiA+ID4gPiA+ID4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ICsgICAgICBEZWZpbml0aW9uIG9mIHRoZSByZWd1bGF0b3IgdXNlZCBhcyBhbmFsb2cg cG93ZXIgc3VwcGx5Lg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsNCj4gPiA+ID4gPiA+ ID4gPiA+ID4gPiA+ID4gPiArICBkdmRkLXN1cHBseToNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiArICAgIGRlc2NyaXB0aW9uOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAg ICBEZWZpbml0aW9uIG9mIHRoZSByZWd1bGF0b3IgdXNlZCBhcyBkaWdpdGFsIHBvd2VyIHN1cHBs eS4NCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4g PiA+ID4gKyAgcG93ZXJkb3duLWdwaW9zOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsg ICAgZGVzY3JpcHRpb246DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICAgIFRoZSBw aGFuZGxlIGFuZCBzcGVjaWZpZXIgZm9yIHRoZSBHUElPIHRoYXQgY29udHJvbHMgc2Vuc29yIHBv d2VyZG93bi4NCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArDQo+ID4gPiA+ID4gPiA+ID4g PiA+ID4gPiA+ID4gKyAgcmVzZXQtZ3Bpb3M6DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4g KyAgICBkZXNjcmlwdGlvbjoNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICAgICAgVGhl IHBoYW5kbGUgYW5kIHNwZWNpZmllciBmb3IgdGhlIEdQSU8gdGhhdCBjb250cm9scyBzZW5zb3Ig cmVzZXQuDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKw0KPiA+ID4gPiA+ID4gPiA+ID4g PiA+ID4gPiA+ICsgIHJvdGF0aW9uOg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAg ZGVzY3JpcHRpb246DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICAgIERlZmluaXRp b24gb2YgdGhlIHNlbnNvcidzIHBsYWNlbWVudCwgdmFsaWQgdmFsdWVzIGFyZSAwIGFuZCAxODAu DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICBhbGxPZjoNCj4gPiA+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiArICAgICAgLSAkcmVmOiAiL3NjaGVtYXMvdHlwZXMueWFtbCMvZGVmaW5p dGlvbnMvdWludDMyIg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ICsgICAgICAtIGVudW06 DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICAgICAgICAtIDAgICAgIyBTZW5zb3Ig TW91bnRlZCBVcHJpZ2h0DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICAgICAgICAt IDE4MCAgIyBTZW5zb3IgTW91bnRlZCBVcHNpZGUgRG93bg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ICsNCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICBvdnRpLG1pcGktdHgtc3Bl ZWQ6DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gKyAgICBkZXNjcmlwdGlvbjoNCj4gPiA+ ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiArICAgICAgSW5kaWNhdGlvbiBvZiBNSVBJIHRyYW5zbWlz c2lvbiBzcGVlZCBzZWxlY3QuDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4g PiA+ID4gPiA+ID4gPiA+IFdoYXQgZXhhY3RseSBkb2VzIHRoaXMgc2lnbmlmeT8gQW5kIGhvdyBk byB5b3UgY29tZSB1cCB3aXRoIHRoZSBudW1iZXI/DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+ DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gQXBvbG9n aWVzIGZvciBub3QgYWRkcmVzc2luZyB0aGlzIG51bWJlciBjbGVhci4NCj4gPiA+ID4gPiA+ID4g PiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPiBGcm9tIHRoZSBkYXRhc2hlZXQsIFAx OjB4QTEgcmVnaXN0ZXIgcmVwcmVzZW50cyBUWF9TUEVFRF9BUkVBX1NFTCB3aXRoDQo+ID4gPiA+ ID4gPiA+ID4gPiA+ID4gPiB0aGUgZGVmYXVsdCB2YWw6IDB4MDMuDQo+ID4gPiA+ID4gPiA+ID4g PiA+ID4gPiBUaGUgZGVzY3JpcHRpb24gb2YgdGhpcyBSVyByZWdpc3RlciBpcyBhcyBiZWxvdzoN Cj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+IEJpdFsyOjBdOiBNSVBJIHRyYW5zbWlzc2lvbiBzcGVl ZCBzZWxlY3QuDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gVGh1cyB0aGUgZW51bSBzaG91bGQgYmUgZGVmaW5pdGVkIGFzIFsgMCwgMSwgMiwgMywgNCwg NSwgNiwgNyBdLg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gVGhpcyB3b3VsZCBiZSBmaXhlZCBp biBuZXh0IHJlbGVhc2UuDQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ ID4gPiA+ID4gSW4gdGhlIG1lYW50aW1lLCBhcyB0aGUgZGVmYXVsdCB2YWwgb2YgUDE6MHhBMSBp cyAweDAzLCB3ZSBob3BlIHRvIGtlZXANCj4gPiA+ID4gPiA+ID4gPiA+ID4gPiA+IHRoYXQgdmFs dWUgaWYgdGhlcmUgaXMgbm8gc2V0dGluZyBmb3IgdGhpcyBwcml2YXRlIHByb3BlcnR5IGluIERU Lg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ID4gVGhlIGNhbGxlciBpbiBkcml2ZXIgd291bGQgYmUg dXBkYXRlZCBsaWtlIHRoaXMgaW4gbmV4dCByZWxlYXNlLg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gaWYgKG92MDJhMTAtPm1pcGlfY2xvY2tfdHhfc3BlZWQpDQo+ID4gPiA+ID4gPiA+ID4gPiA+ ID4gPiAgICAgcmV0ID0gaTJjX3NtYnVzX3dyaXRlX2J5dGVfZGF0YSguLi4sLi4uKTsNCj4gPiA+ ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ID4gPiA+IEhvdyBkaWQgeW91IHBpY2sg dGhlIHZhbHVlIGluIHRoZSBleGFtcGxlPyBBbmQgd2h5IGRvIHlvdSBiZWxpZXZlIGl0IGlzDQo+ ID4gPiA+ID4gPiA+ID4gPiA+ID4gc3BlY2lmaWMgdG8gYSBwbGF0Zm9ybSwgYW5kIG5vdCBlLmcu IGEgc2Vuc29yIG1vZGU/DQo+ID4gPiA+ID4gPiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ID4gPiA+ ID4NCj4gPiA+ID4gPiA+ID4gPiA+ID4gV2UgbG9vayBpbnRvIFAxOjBYQTEsIG9uZSByZWdpc3Rl ciB0aGF0IGRlZmluZXMgTUlQSSB0cmFuc21pc3Npb24gc3BlZWQNCj4gPiA+ID4gPiA+ID4gPiA+ ID4gc2VsZWN0Lg0KPiA+ID4gPiA+ID4gPiA+ID4gPiBGcm9tIHRoZSBkYXRhc2hlZXQsIHdlIGNh biBnZXQgdGhlIHBvc3NpYmxlIHZhbHVlcyB0aGF0IGNvdWxkIGJlIHNldCB0bw0KPiA+ID4gPiA+ ID4gPiA+ID4gPiBQMToweEExLg0KPiA+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ ID4gPiBBY3R1YWxseSB0aGlzIHJlZ2lzdGVyIGlzIGFuIGluZGVwZW5kZW50IG9mIHNlbnNvciBt b2RlLCBpdCBpcyBqdXN0DQo+ID4gPiA+ID4gPiA+ID4gPiA+IGluY2x1ZGVkIGluIHNlbnNvciBt b2RlJ3MgcmVnaXN0ZXIgc2V0dGluZyB0YWJsZS4NCj4gPiA+ID4gPiA+ID4gPiA+ID4NCj4gPiA+ ID4gPiA+ID4gPiA+ID4gSW4gYWRkaXRpb24sIHRoaXMgcHJpdmF0ZSBEVCBQcm9wZXJ0eSBpcyBj cmVhdGVkIHRvIGZpeCB0aGUgTUlQSSB0ZXN0DQo+ID4gPiA+ID4gPiA+ID4gPiA+IGZhaWx1cmUu IFRoZSByZWdpc3RlciB2YWx1ZXMgYXJlIGFkanVzdGVkIGFuZCB2ZXJpZmllZCBmcm9tIHZlbmRv ciB0bw0KPiA+ID4gPiA+ID4gPiA+ID4gPiBtYWtlIHNlbnNvciBzaWduYWwgbWVldCBNSVBJIHNw ZWNpZmljYXRpb24uDQo+ID4gPiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gPg0KPiA+ ID4gPiA+ID4gPiA+ID4gSW4gdGhlb3J5IHRoZSB2YWx1ZSBjb3VsZCBkZXBlbmQgb24gdGhlIG1v ZGUsIGJlY2F1c2UgZGlmZmVyZW50IGxpbmsNCj4gPiA+ID4gPiA+ID4gPiA+IHJhdGUgY291bGQg aW1wb3NlIGRpZmZlcmVudCByZXF1aXJlbWVudHMgZm9yIHRoZSBwaHlzaWNhbCBpbnRlcmZhY2Uu DQo+ID4gPiA+ID4gPiA+ID4gPiBJbiBwcmFjdGljZSwgd2UgaGF2ZW4ndCBzZWVuIGFueSBoYXJk d2FyZSB0aGF0IHdvdWxkIHJlcXVpcmUgZGlmZmVyZW50DQo+ID4gPiA+ID4gPiA+ID4gPiB2YWx1 ZXMgZm9yIGRpZmZlcmVudCBtb2Rlcy4NCj4gPiA+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gPiA+ IFRoZSBtb2RlIChwb3NzaWJseSBpbiBjb25qdW5jdGlvbiB3aXRoIG90aGVyIGluZm9ybWF0aW9u IGF2YWlsYWJsZSB0byB0aGUNCj4gPiA+ID4gPiA+ID4gPiBkcml2ZXIgdmlhIFY0TDIgZndub2Rl IGludGVyZmFjZSkgcHJlY2lzZWx5IGRlZmluZXMgdGhlIHBhcmFtZXRlcnMgb2YgdGhlDQo+ID4g PiA+ID4gPiA+ID4gQ1NJLTIgYnVzIC0tLSBhcGFydCBmcm9tIHRoZSBwb3NzaWJsZSBleGNlcHRp b24gb2YgdGhlIGJ1cyB0aW1pbmcgcmVsYXRlZA0KPiA+ID4gPiA+ID4gPiA+IHBhcmFtZXRlcnMg YnV0IHRoaXMgaXMgbm90IHN1cHBvcnRlZCBieSB0aGUgbmFtZSBvZiB0aGUgcGFyYW1ldGVyLg0K PiA+ID4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiA+ID4gVGhlcmVmb3JlIEkgZG9uJ3Qgc2VlIGhv dyB0aGlzIHBhcmFtZXRlciwgd2hpY2ggc3VwcG9zZWRseSBpcyB1c2VkIHRvDQo+ID4gPiA+ID4g PiA+ID4gZGV0ZXJtaW5lIHRoZSBDU0ktMiB0cmFuc21pc3Npb25zIHNwZWVkLCBjb3VsZCBiZSBi b2FyZCBzcGVjaWZpYyBhbmQgdGh1cw0KPiA+ID4gPiA+ID4gPiA+IGJlbG9uZyB0byBEVC4NCj4g PiA+ID4gPiA+ID4NCj4gPiA+ID4gPiA+ID4gQWNjb3JkaW5nIHRvIHRoZSB2ZXJ5IGltcHJlY2lz ZSBpbmZvcm1hdGlvbiBJIGhhdmUgYWNjZXNzIHRvLCBpdCBpcw0KPiA+ID4gPiA+ID4gPiBub3Qg YWJvdXQgdGhlIENTSS0yIGJ1cyBpdHNlbGYsIGJ1dCByYXRoZXIgc29tZSBpbnRlcm5hbCBwYXJh bWV0ZXIgb2YNCj4gPiA+ID4gPiA+ID4gdGhlIHNlbnNvcidzIENTSSBpbnRlcmZhY2UuIFVuZm9y dHVuYXRlbHkgdGhlcmUgaXNuJ3QgbXVjaCBpbmZvcm1hdGlvbg0KPiA+ID4gPiA+ID4gPiBvbiB3 aGF0IHRoaXMgdmFsdWUgZXhhY3RseSBjb250cm9scy4uLg0KPiA+ID4gPiA+ID4gPg0KPiA+ID4g PiA+ID4gPiBCZXN0IHJlZ2FyZHMsDQo+ID4gPiA+ID4gPiA+IFRvbWFzeg0KPiA+ID4gPiA+ID4N Cj4gPiA+ID4gPiA+IEp1c3QgZ290IHNvbWUgZmVlZGJhY2sgZnJvbSBPViB2ZW5kb3IgYWJvdXQg dGhpcyBwYXJhbWV0ZXIuDQo+ID4gPiA+ID4gPg0KPiA+ID4gPiA+ID4gUDE6MHhBMSBpcyB0aGUg cmVnaXN0ZXIgdG8gY29udHJvbCBELVBIWSB0aW1pbmcgc2V0dGluZyBiYXNlZCBvbiBiY2xrLg0K PiA+ID4gPiA+ID4gSXQgaXMgdG8gYWRqdXN0IHRoZSBNSVBJIGNsb2NrIHZvbHRhZ2UgdG8gaW1w cm92ZSB0aGUgY2xvY2sgZHJpdmUNCj4gPiA+ID4gPiA+IGNhcGFiaWxpdHksIGFuZCBoYXMgbm8g YWZmZWN0IG9uIHRoZSB0cmFuc21pc3Npb24gc3BlZWQgb2YgTUlQSSBkYXRhLg0KPiA+ID4gPiA+ ID4NCj4gPiA+ID4gPiA+IEZyb20gdmVuZG9yJ3MgcGVyc3BlY3RpdmUsIFAxOjB4QTEgZGVwZW5k cyB1cG9uIHRoZSBsZW5ndGggb2YgRlBDIG9mDQo+ID4gPiA+ID4gPiBjYW1lcmEgbW9kdWxlIHRo YXQgdXNlZCBvbiB0aGUgYm9hcmQuIENvbnNpZGVyaW5nIHRoZSBwaHlzaWNhbA0KPiA+ID4gPiA+ ID4gY29ubmVjdGlvbnMgZm9yIE1JUEkgc2lnbmFscyB0byB1c2VyLWZhY2luZyBjYW1lcmEgYXJl IHZlcnkgZGlmZmVyZW50DQo+ID4gPiA+ID4gPiBiZXR3ZWVuIG91ciAyIHByb2plY3RzLCBpdCBj YW4gYmUgdmVyeSBkaWZmaWN1bHQgdG8gZmluZCB1bml2ZXJzYWwgU0kNCj4gPiA+ID4gPiA+IHBh cmFtZXRlcnMgZm9yIGJvdGggcHJvamVjdHMuDQo+ID4gPiA+ID4NCj4gPiA+ID4gPiBBcmUgeW91 IHVzaW5nIGRpZmZlcmVudCB2YWx1ZXMgZm9yIHRoaXMgcGFyYW1ldGVyIG9uIHRoZXNlIHR3byBw cm9qZWN0cz8NCj4gPiA+ID4gPg0KPiA+ID4gPg0KPiA+ID4gPiBZZXMuIFdlJ3JlIGFjdHVhbGx5 IGFzc2lnbmluZyB0d28gZGlmZmVyZW50IHZhbHVlcyB0byB0aGlzIHByb3BlcnR5Lg0KPiA+ID4g PiBPbmUgaXMgMHgwMywgdGhlIG90aGVyIGlzIDB4MDQuDQo+ID4gPiA+DQo+ID4gPiA+ID4gPg0K PiA+ID4gPiA+ID4gVGh1cyBoZXJlIHdlIGNyZWF0ZSBvbmUgbmV3IERUIHByb3BlcnR5IHRvIHNl cGFyYXRlIHRoZXNlIHR1bmluZyBpbg0KPiA+ID4gPiA+ID4gZHJpdmVyLCB0byBiZSBtb3JlIGxp a2UgcHJvamVjdC1zcGVjaWZpYy4NCj4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiBNb3JlIGRldGFp bHMgYWJvdXQgdGhlIHJlZ2lzdGVyIGlzIGFzIGJlbG93Lg0KPiA+ID4gPiA+ID4gUDE6MHhBMSB2 YWw6IDB4MDMgZGVmYXVsdA0KPiA+ID4gPiA+ID4gQ2FzZTogMCAgMjBNSHotMzBNSHoNCj4gPiA+ ID4gPiA+ICAgICAgIDEgIDMwTUh6LTUwTUh6DQo+ID4gPiA+ID4gPiAgICAgICAyICA1ME1Iei03 NU1Ieg0KPiA+ID4gPiA+ID4gICAgICAgMyAgNzVNSHotMTAwTUh6ICAgKGRlZmF1bHQsIG9sZCBE QiBzZXR0aW5nIHVzZSkNCj4gPiA+ID4gPiA+ICAgICAgIDQgIDEwME1Iei0xMzBNSHogIChzdWdn ZXN0ZWQsIG5ldyBEQiBzZXR0aW5nIHVzZSkNCj4gPiA+ID4gPiA+ICAgICAgIDUgIE1hbnVhbA0K PiA+ID4gPiA+ID4gU28gdGhlIHZhbHVlIGluIHRoZSBleGFtcGxlIHNob3VsZCBiZSBbIDAsIDEs IDIsIDMsIDQsIDUgXS4NCj4gPiA+ID4gPiA+DQo+ID4gPiA+ID4gPiBBZGRpdGlvbmFsbHksIFAx OjB4QTEgaXMgcmVjb21tZW5kZWQgdG8gYmUgc2V0IGFzIDB4MDQgaW4gdGhlIG5ld2VzdCBEQg0K PiA+ID4gPiA+ID4gc2V0dGluZy4gV2Ugd291bGQgYWRqdXN0IHRoZSByZWdpc3RlciBpbiBuZXh0 IHJlbGVhc2UuDQo+ID4gPiA+ID4NCj4gPiA+ID4gPiBUaGFuayB5b3UgZm9yIGRpZ2dpbmcgaW50 byB0aGUgaXNzdWUuDQo+ID4gPiA+ID4NCj4gPiA+ID4gPiBCYXNlZCBvbiB0aGUgYWJvdmUgZGVz Y3JpcHRpb24sIHRoZSBwYXJhbWV0ZXIgd291bGQgZGVwZW5kIG9uIGJvdGggdGhlIGxpbmsNCj4g PiA+ID4gPiBmcmVxdWVuY3kgYW5kIHBvc3NpYmx5IGFsc28gb24gd2lyZSBsZW5ndGguIEkgZ3Vl c3MgdGhlcmUncyBubyBoYXJtIGZyb20NCj4gPiA+ID4gPiB1c2luZyB0b28gc3Ryb25nIGRyaXZl LCBhcGFydCBmcm9tIHBlcmhhcHMgcG93ZXIgY29uc3VtcHRpb24/IEFzIGluDQo+ID4gPiA+ID4g cHJpbmNpcGxlIHRoaXMgY291bGQgYmUgZGlmZmVyZW50IGZvciBkaWZmZXJlbnQgc2Vuc29yIG1v ZGVzLiBBbGJlaXQgSQ0KPiA+ID4gPiA+IGRvbid0IHJlbWVtYmVyIHNlZWluZyBhIHNlbnNvciB3 aGVyZSBzdWNoIGEgcGFyYW1ldGVyIHdvdWxkIGhhdmUgYmVlbg0KPiA+ID4gPiA+IG5lZWRlZCB0 byBiZSBtb2RpZmllZC4NCj4gPiA+ID4gPg0KPiA+ID4gPg0KPiA+ID4gPiBUaGlzIG1heSBiZSBy ZWxhdGVkIHRvIHNvbWV0aGluZyBhYm91dCBzZW5zb3IgZmluZSB0dW5pbmcuDQo+ID4gPiA+IEFz IE9WIHZlbmRvciBwb2ludGVkIG91dCwgdGhlIHNlbnNvciBjaGlwIHByb3ZpZGVzIHN1Y2ggb25l IHByb3BlcnR5DQo+ID4gPiA+IHRoYXQgdXNlciBjb3VsZCBhZGp1c3QgYmFzZWQgb24gdGhlaXIg c3BlY2lmaWMgcHJvamVjdC4NCj4gPiA+ID4gQWxzbywgY2FzZSA0ICgweDA0KSBzZXR0aW5nIGlz IGNvbmZpcm1lZCB0byBoYXZlIGEgbGl0dGxlIG1vcmUgcG93ZXINCj4gPiA+ID4gY29uc3VtcHRp b24gdGhhbiBjYXNlIDMgKDB4MDMpLg0KPiA+ID4NCj4gPiA+IEFwb2xvZ2llcyBmb3IgYnJpbmdp bmcgYmFjayBhbiBvbGQgdG9waWMgLS0tIHRoZSBkcml2ZXIgc3VwcG9ydHMganVzdCBhDQo+ID4g PiBzaW5nbGUgbW9kZSwgdXNpbmcgYSBzcGVjaWZpYyBkYXRhIHJhdGUuDQo+ID4gPg0KPiA+ID4g SWYgYW5vdGhlciBtb2RlIGlzIGFkZGVkIGxhdGVyIG9uLCB3aWxsIGl0IGNvbnRpbnVlIHRvIHVz ZSB0aGUgc2FtZSB2YWx1ZQ0KPiA+ID4gZm9yIHRoaXM/IEJhc2VkIG9uIHRoZSBkb2N1bWVudGF0 aW9uLCBpdCBzZWVtcyB0aGF0IHRoaXMgaXMgcHJpbWFyaWx5DQo+ID4gPiBkZWZpbmVkIGJ5IHRo ZSBmcmVxdWVuY3kgb2YgdGhlIGJ1cywgbm90IGJ5IGJvYXJkIGRlc2lnbi4gVGhlcmVmb3JlIHB1 dHRpbmcNCj4gPiA+IHRoaXMgdG8gRFQgKGFuZCB0aHVzIGlnbm9yaW5nIHRoZSBmcmVxdWVuY3kp IGFwcGVhcnMgd3JvbmcuDQo+ID4gDQo+ID4gSSBkb24ndCB0aGluayB0aGlzIGlzIGV4YWN0bHkg aW1wbGllZCBieSB0aGUgZnJlcXVlbmN5IG9mIHRoZSBidXMuIFRoZQ0KPiA+IHZhbHVlcyB0aGVy ZSBhcmUgcmVjb21tZW5kZWQgZm9yIGdpdmVuIGZyZXF1ZW5jeSByYW5nZXMsIGJ1dCB0aGVyZSBh cmUNCj4gPiByZWFsIGNhc2VzIHdoZXJlIGRlcGVuZGluZyBvbiB0aGUgYm9hcmQgZGlmZmVyZW50 IHZhbHVlcyBhcmUgbmVlZGVkLg0KPiA+IA0KPiANCj4gU29ycnkgZm9yIGNvbWluZyBsYXRlLg0K PiBGb3IgdGhlIHJlZyBQMTogMHhBMSwgSSByZS1jb25maXJtZWQgdGhlIHNldHRpbmcgb2YgdGhl IHBhcmFtIHdpdGggT1ZULg0KPiBUaGUgcmVwbGllcyBhcmUgYXMgZm9sbG93Lg0KPiAxLiBQMTow eEExIGlzIG9uZSByZWdpc3RlciB0byBjb250cm9sIEQtUEhZIHRpbWluZyBwYXJhbWV0ZXJzIGJh c2VkIG9uDQo+IGJjbGsuIEl0cyBzZXR0aW5nIHNoYWxsIG1hdGNoIHRoZSBNSVBJIENTSS0yIHRp bWluZyBjbG9jay4NCj4gMi4gRm9yIG9uZSBhbm90aGVyIHNjZW5hcmlvLCBpZiBNSVBJIHBpeGVs IHJhdGUobGluayBmcmVxdWVuY3kpIGRpZmZlcnMNCj4gYmV0d2VlbiBzY2VuYXJpb3MsIHRoZSBz ZXR0aW5nIG9mIHRoaXMgcGFyYW1ldGVyIG1heSBhbHNvIGJlIGRpZmZlcmVudC4NCj4gMy4gSW4g b25lIHNwZWNpYWwgY2FzZSwgd2UgbWF5IGFsc28gbmVlZCB0byBhZGp1c3QgdGhlIHZhbHVlLCBl dmVuIGZvcg0KPiB0aGUgc2FtZSBzY2VuYXJpbywgc3VjaCBhcyB0aGUgZmFpbHVyZSBvZiBhIGNl cnRhaW4gTUlQSSB0ZXN0Lg0KPiANCj4gRnJvbSBteSBwZXJzcGVjdGl2ZSwgdGVtcG9yYWxseSB3 ZSBkb24ndCBwbGFuIHRvIGhhdmUgYSBkaWZmZXJlbnQNCj4gc2NlbmFyaW8gZm9yIE9WMDJBMTAs IGFzIHRoZSBjdXJyZW50IHJlc29sdXRpb24oMTYwMHgxMjAwKSBpcyBuZWFyIHRvDQo+IHRoZSBs b3dlciBsaW1pdCBvZiBtb3N0IHNtYXJ0IG1vYmlsZSBkZXZpY2VzLg0KPiBJbiB0aGUgbWVhbnRp bWUsIGNvbnNpZGVyaW5nIHRoZSBkaWZmZXJlbmNlIG9mIHRoZSBwaHlzaWNhbCBjb25uZWN0aW9u cw0KPiBmb3IgTUlQSSBzaWduYWxzIHRvIHVzZXItZmFjaW5nIGNhbWVyYSBiZXR3ZWVuIG91ciAy IHByb2plY3RzLCBpdCBzZWVtcw0KPiB0byBiZSB2ZXJ5IGRpZmZpY3VsdCB0byBmaW5kIHVuaXZl cnNhbCBTSSBwYXJhbWV0ZXJzIGZvciBib3RoIHByb2plY3RzLg0KPiBTbyBmb3IgdGhpcyBjYXNl LCBJIHdvbmRlciB3aGV0aGVyIHdlIGNvdWxkIHJlc2VydmUgdGhpcyBwcml2YXRlDQo+IHByb3Bl cnR5IHRvIG1haW50YWluIHN1Y2ggZmxleGliaWxpdHkuDQo+IA0KPiA+IEJlc3QgcmVnYXJkcywN Cj4gPiBUb21hc3oNCj4gDQo+IA0KDQo= From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8905EC433DF for ; Tue, 25 Aug 2020 01:55:07 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 48D4720706 for ; Tue, 25 Aug 2020 01:55:07 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="uNpYnHEa"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Nc+qJFPb" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 48D4720706 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=u6oXGqF5OMTPRs4EbaGsmYS0lb2Vyd7QaaidRJ1MnNQ=; b=uNpYnHEaHyQb8cXjlgGTlBSGh aN6TZ49jeXN7YC+VLGwGFrcPWOVgTzQHhuZwXBYgIg5YR22f+FpDXyIpHjvKLUe4YaGzQtinU+V1J 8s5aGZmehFWV20GmFvPXWrYhvGj0ygHeKkF8uUQHlXuRBe+WY9j82dqR5G5J6yg+AoIsPS05YABSq mcV5sF2wkFcYh4V5mNTCbz0ky/ZLjjTFm4x/ffizMU7xUftq6PuNxGDDAbMrMNMGK9xGvxC0Pz6wu kK+E1V8vCrd2HtpYIE6hs4G1AADCROr3+kfDTKKQXOUePx+FFkXf9o1ZS17NGZ9wls1pPwT9GDF5s WBM+9uq+A==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kAOAm-0002c8-Lu; Tue, 25 Aug 2020 01:54:52 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kAOAi-0002aD-Ic; Tue, 25 Aug 2020 01:54:51 +0000 X-UUID: 19ab63c53af5411eb1cb0b1d931825c1-20200824 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=KRs+vSlYwGYwpiFLXL5EtWaoxOEeTH5+ThF/MdrmqRY=; b=Nc+qJFPbU1aDX+6tVFadNaPs4NQ9CK01nN4fJVImQ0Ftel0OUz0ve34rCvOFhwxBTWkikmxFm8cH/Nn7DoeXSEyoAJz0HrhHAYBKIQTyCfRLvv0howAs5g1AW3mLrVXtFNoDSr4xPQl3rhtdKTFSIiK3jMSL6KKvvtWV19mbQOs=; X-UUID: 19ab63c53af5411eb1cb0b1d931825c1-20200824 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 678305001; Mon, 24 Aug 2020 17:54:39 -0800 Received: from MTKMBS31N2.mediatek.inc (172.27.4.87) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 24 Aug 2020 18:54:37 -0700 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 25 Aug 2020 09:54:33 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 25 Aug 2020 09:54:33 +0800 Message-ID: <1598320393.24928.10.camel@mhfsdcap03> Subject: Re: [V7, 1/2] media: dt-bindings: media: i2c: Document OV02A10 bindings From: Dongchun Zhu To: Tomasz Figa , Sakari Ailus Date: Tue, 25 Aug 2020 09:53:13 +0800 In-Reply-To: <1595212256.17166.116.camel@mhfsdcap03> References: <20200505070451.GS9190@paasikivi.fi.intel.com> <1588688238.8804.150.camel@mhfsdcap03> <20200506112136.GV9190@paasikivi.fi.intel.com> <1588856325.8804.179.camel@mhfsdcap03> <20200507141147.GF9190@paasikivi.fi.intel.com> <1588920685.8804.230.camel@mhfsdcap03> <20200510223552.GA11272@paasikivi.fi.intel.com> <1589197265.8804.262.camel@mhfsdcap03> <20200715140110.GD16711@paasikivi.fi.intel.com> <1595212256.17166.116.camel@mhfsdcap03> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 336B04A51CECF995964F7A8EEDF5A999871FBFCBA977263E2275B3AF5D7BB85C2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200824_215448_822434_87228AB4 X-CRM114-Status: GOOD ( 38.73 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , Nicolas Boichat , Andy Shevchenko , srv_heupstream , linux-devicetree , Linus Walleij , Shengnan Wang =?UTF-8?Q?=28=E7=8E=8B=E5=9C=A3=E7=94=B7=29?= , Bartosz Golaszewski , Sj Huang , Rob Herring , "moderated list:ARM/Mediatek SoC support" , dongchun.zhu@mediatek.com, Louis Kuo , Matthias Brugger , Cao Bing Bu , matrix.zhu@aliyun.com, Mauro Carvalho Chehab , "list@263.net:IOMMU DRIVERS , Joerg Roedel , " , Linux Media Mailing List Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Hi Sakari, Pardon, have you noticed my rely below? Please let us know of any questions or suggestions you have. On Mon, 2020-07-20 at 10:30 +0800, Dongchun Zhu wrote: > Hi Sakari, Tomasz, > > Thanks for the review. > > On Thu, 2020-07-16 at 16:57 +0200, Tomasz Figa wrote: > > On Wed, Jul 15, 2020 at 4:01 PM Sakari Ailus > > wrote: > > > > > > hi Dongchun, > > > > > > On Mon, May 11, 2020 at 07:41:05PM +0800, Dongchun Zhu wrote: > > > > Hi Sakari, > > > > > > > > On Mon, 2020-05-11 at 01:35 +0300, Sakari Ailus wrote: > > > > > Hi Dongchun, > > > > > > > > > > On Fri, May 08, 2020 at 02:51:25PM +0800, Dongchun Zhu wrote: > > > > > > Hi Sakari, Tomasz, > > > > > > > > > > > > On Thu, 2020-05-07 at 16:25 +0200, Tomasz Figa wrote: > > > > > > > On Thu, May 7, 2020 at 4:12 PM Sakari Ailus > > > > > > > wrote: > > > > > > > > > > > > > > > > Hi Tomasz, Dongchun, > > > > > > > > > > > > > > > > On Thu, May 07, 2020 at 03:50:40PM +0200, Tomasz Figa wrote: > > > > > > > > > Hi Sakari and Dongchun, > > > > > > > > > > > > > > > > > > On Thu, May 7, 2020 at 3:00 PM Dongchun Zhu wrote: > > > > > > > > > > > > > > > > > > > > Hi Sakari, > > > > > > > > > > > > > > > > > > > > Thanks for the review. > > > > > > > > > > > > > > > > > > > > On Wed, 2020-05-06 at 14:21 +0300, Sakari Ailus wrote: > > > > > > > > > > > Hi Dongchun, > > > > > > > > > > > > > > > > > > > > > > On Tue, May 05, 2020 at 10:17:18PM +0800, Dongchun Zhu wrote: > > > > > > > > > > > > Hi Sakari, > > > > > > > > > > > > > > > > > > > > > > > > Thanks for the review. > > > > > > > > > > > > > > > > > > > > > > > > On Tue, 2020-05-05 at 10:04 +0300, Sakari Ailus wrote: > > > > > > > > > > > > > Hi Dongchun, > > > > > > > > > > > > > > > > > > > > > > > > > > On Thu, Apr 30, 2020 at 04:09:23PM +0800, Dongchun Zhu wrote: > > > > > > > > > > > > > > Add DT bindings documentation for Omnivision OV02A10 image sensor. > > > > > > > > > > > > > > > > > > > > > > > > > > > > Signed-off-by: Dongchun Zhu > > > > > > > > > > > > > > --- > > > > > > > > > > > > > > .../bindings/media/i2c/ovti,ov02a10.yaml | 148 +++++++++++++++++++++ > > > > > > > > > > > > > > MAINTAINERS | 7 + > > > > > > > > > > > > > > 2 files changed, 155 insertions(+) > > > > > > > > > > > > > > create mode 100644 Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml > > > > > > > > > > > > > > > > > > > > > > > > > > > > diff --git a/Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml b/Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml > > > > > > > > > > > > > > new file mode 100644 > > > > > > > > > > > > > > index 0000000..2be4bd2 > > > > > > > > > > > > > > --- /dev/null > > > > > > > > > > > > > > +++ b/Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml > > > > > > > > > > > > > > @@ -0,0 +1,148 @@ > > > > > > > > > > > > > > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) > > > > > > > > > > > > > > +# Copyright (c) 2020 MediaTek Inc. > > > > > > > > > > > > > > +%YAML 1.2 > > > > > > > > > > > > > > +--- > > > > > > > > > > > > > > +$id: http://devicetree.org/schemas/media/i2c/ovti,ov02a10.yaml# > > > > > > > > > > > > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +title: Omnivision OV02A10 CMOS Sensor Device Tree Bindings > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +maintainers: > > > > > > > > > > > > > > + - Dongchun Zhu > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +description: |- > > > > > > > > > > > > > > + The Omnivision OV02A10 is a low-cost, high performance, 1/5-inch, 2 megapixel > > > > > > > > > > > > > > + image sensor, which is the latest production derived from Omnivision's CMOS > > > > > > > > > > > > > > + image sensor technology. Ihis chip supports high frame rate speeds up to 30fps > > > > > > > > > > > > > > + @ 1600x1200 (UXGA) resolution transferred over a 1-lane MIPI interface. The > > > > > > > > > > > > > > + sensor output is available via CSI-2 serial data output. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +properties: > > > > > > > > > > > > > > + compatible: > > > > > > > > > > > > > > + const: ovti,ov02a10 > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + reg: > > > > > > > > > > > > > > + maxItems: 1 > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + clocks: > > > > > > > > > > > > > > + items: > > > > > > > > > > > > > > + - description: top mux camtg clock > > > > > > > > > > > > > > + - description: devider clock > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + clock-names: > > > > > > > > > > > > > > + items: > > > > > > > > > > > > > > + - const: eclk > > > > > > > > > > > > > > + - const: freq_mux > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + clock-frequency: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Frequency of the eclk clock in Hertz. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + dovdd-supply: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the regulator used as interface power supply. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + avdd-supply: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the regulator used as analog power supply. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + dvdd-supply: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the regulator used as digital power supply. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + powerdown-gpios: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + The phandle and specifier for the GPIO that controls sensor powerdown. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + reset-gpios: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + The phandle and specifier for the GPIO that controls sensor reset. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + rotation: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the sensor's placement, valid values are 0 and 180. > > > > > > > > > > > > > > + allOf: > > > > > > > > > > > > > > + - $ref: "/schemas/types.yaml#/definitions/uint32" > > > > > > > > > > > > > > + - enum: > > > > > > > > > > > > > > + - 0 # Sensor Mounted Upright > > > > > > > > > > > > > > + - 180 # Sensor Mounted Upside Down > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + ovti,mipi-tx-speed: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Indication of MIPI transmission speed select. > > > > > > > > > > > > > > > > > > > > > > > > > > What exactly does this signify? And how do you come up with the number? > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > Apologies for not addressing this number clear. > > > > > > > > > > > > > > > > > > > > > > > > From the datasheet, P1:0xA1 register represents TX_SPEED_AREA_SEL with > > > > > > > > > > > > the default val: 0x03. > > > > > > > > > > > > The description of this RW register is as below: > > > > > > > > > > > > Bit[2:0]: MIPI transmission speed select. > > > > > > > > > > > > > > > > > > > > > > > > Thus the enum should be definited as [ 0, 1, 2, 3, 4, 5, 6, 7 ]. > > > > > > > > > > > > This would be fixed in next release. > > > > > > > > > > > > > > > > > > > > > > > > In the meantime, as the default val of P1:0xA1 is 0x03, we hope to keep > > > > > > > > > > > > that value if there is no setting for this private property in DT. > > > > > > > > > > > > The caller in driver would be updated like this in next release. > > > > > > > > > > > > if (ov02a10->mipi_clock_tx_speed) > > > > > > > > > > > > ret = i2c_smbus_write_byte_data(...,...); > > > > > > > > > > > > > > > > > > > > > > How did you pick the value in the example? And why do you believe it is > > > > > > > > > > > specific to a platform, and not e.g. a sensor mode? > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > We look into P1:0XA1, one register that defines MIPI transmission speed > > > > > > > > > > select. > > > > > > > > > > From the datasheet, we can get the possible values that could be set to > > > > > > > > > > P1:0xA1. > > > > > > > > > > > > > > > > > > > > Actually this register is an independent of sensor mode, it is just > > > > > > > > > > included in sensor mode's register setting table. > > > > > > > > > > > > > > > > > > > > In addition, this private DT Property is created to fix the MIPI test > > > > > > > > > > failure. The register values are adjusted and verified from vendor to > > > > > > > > > > make sensor signal meet MIPI specification. > > > > > > > > > > > > > > > > > > > > > > > > > > > > In theory the value could depend on the mode, because different link > > > > > > > > > rate could impose different requirements for the physical interface. > > > > > > > > > In practice, we haven't seen any hardware that would require different > > > > > > > > > values for different modes. > > > > > > > > > > > > > > > > The mode (possibly in conjunction with other information available to the > > > > > > > > driver via V4L2 fwnode interface) precisely defines the parameters of the > > > > > > > > CSI-2 bus --- apart from the possible exception of the bus timing related > > > > > > > > parameters but this is not supported by the name of the parameter. > > > > > > > > > > > > > > > > Therefore I don't see how this parameter, which supposedly is used to > > > > > > > > determine the CSI-2 transmissions speed, could be board specific and thus > > > > > > > > belong to DT. > > > > > > > > > > > > > > According to the very imprecise information I have access to, it is > > > > > > > not about the CSI-2 bus itself, but rather some internal parameter of > > > > > > > the sensor's CSI interface. Unfortunately there isn't much information > > > > > > > on what this value exactly controls... > > > > > > > > > > > > > > Best regards, > > > > > > > Tomasz > > > > > > > > > > > > Just got some feedback from OV vendor about this parameter. > > > > > > > > > > > > P1:0xA1 is the register to control D-PHY timing setting based on bclk. > > > > > > It is to adjust the MIPI clock voltage to improve the clock drive > > > > > > capability, and has no affect on the transmission speed of MIPI data. > > > > > > > > > > > > From vendor's perspective, P1:0xA1 depends upon the length of FPC of > > > > > > camera module that used on the board. Considering the physical > > > > > > connections for MIPI signals to user-facing camera are very different > > > > > > between our 2 projects, it can be very difficult to find universal SI > > > > > > parameters for both projects. > > > > > > > > > > Are you using different values for this parameter on these two projects? > > > > > > > > > > > > > Yes. We're actually assigning two different values to this property. > > > > One is 0x03, the other is 0x04. > > > > > > > > > > > > > > > > Thus here we create one new DT property to separate these tuning in > > > > > > driver, to be more like project-specific. > > > > > > > > > > > > More details about the register is as below. > > > > > > P1:0xA1 val: 0x03 default > > > > > > Case: 0 20MHz-30MHz > > > > > > 1 30MHz-50MHz > > > > > > 2 50MHz-75MHz > > > > > > 3 75MHz-100MHz (default, old DB setting use) > > > > > > 4 100MHz-130MHz (suggested, new DB setting use) > > > > > > 5 Manual > > > > > > So the value in the example should be [ 0, 1, 2, 3, 4, 5 ]. > > > > > > > > > > > > Additionally, P1:0xA1 is recommended to be set as 0x04 in the newest DB > > > > > > setting. We would adjust the register in next release. > > > > > > > > > > Thank you for digging into the issue. > > > > > > > > > > Based on the above description, the parameter would depend on both the link > > > > > frequency and possibly also on wire length. I guess there's no harm from > > > > > using too strong drive, apart from perhaps power consumption? As in > > > > > principle this could be different for different sensor modes. Albeit I > > > > > don't remember seeing a sensor where such a parameter would have been > > > > > needed to be modified. > > > > > > > > > > > > > This may be related to something about sensor fine tuning. > > > > As OV vendor pointed out, the sensor chip provides such one property > > > > that user could adjust based on their specific project. > > > > Also, case 4 (0x04) setting is confirmed to have a little more power > > > > consumption than case 3 (0x03). > > > > > > Apologies for bringing back an old topic --- the driver supports just a > > > single mode, using a specific data rate. > > > > > > If another mode is added later on, will it continue to use the same value > > > for this? Based on the documentation, it seems that this is primarily > > > defined by the frequency of the bus, not by board design. Therefore putting > > > this to DT (and thus ignoring the frequency) appears wrong. > > > > I don't think this is exactly implied by the frequency of the bus. The > > values there are recommended for given frequency ranges, but there are > > real cases where depending on the board different values are needed. > > > > Sorry for coming late. > For the reg P1: 0xA1, I re-confirmed the setting of the param with OVT. > The replies are as follow. > 1. P1:0xA1 is one register to control D-PHY timing parameters based on > bclk. Its setting shall match the MIPI CSI-2 timing clock. > 2. For one another scenario, if MIPI pixel rate(link frequency) differs > between scenarios, the setting of this parameter may also be different. > 3. In one special case, we may also need to adjust the value, even for > the same scenario, such as the failure of a certain MIPI test. > > From my perspective, temporally we don't plan to have a different > scenario for OV02A10, as the current resolution(1600x1200) is near to > the lower limit of most smart mobile devices. > In the meantime, considering the difference of the physical connections > for MIPI signals to user-facing camera between our 2 projects, it seems > to be very difficult to find universal SI parameters for both projects. > So for this case, I wonder whether we could reserve this private > property to maintain such flexibility. > > > Best regards, > > Tomasz > > _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_SANE_2 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7DCB4C433E1 for ; Tue, 25 Aug 2020 01:56:46 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3996F204EC for ; Tue, 25 Aug 2020 01:56:46 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="zCCCtuzY"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="Nc+qJFPb" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3996F204EC Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Date:To:From: Subject:Message-ID:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=ZG+onSpG2umMYvq0D1jmoZqM1cHvnOzlwjzIHZN+SgE=; b=zCCCtuzYx+ZJNH0d0fW05HZ6H 9R6WQAWk2O0RoEGVegJ0MUKSmFhRZZAHdBgzVqW7O0r9MKRxsfGfeEyNVSD8AAyln6/1M9HMo3Hj5 nt+OVP6Tc8A/hqExFzqVZOreJkedOLCfmpVD07CCE2UN17cSIxFFBiAAdOCu49sOsIQpGWv+TyMGU sLPdi06I8SQyZi0+zW9vMdDEQwk3R+aTRAwgZYgp7Wpzp2xF7v4tfAOBmkuf7OpmrXqyeJ17P2Hvz J5605nwLVK8hGa/zACrL5ZWTO47HoS4n4HVodJZOx4MWoVNsHs7knFk7tqS6B2OZ04TbBPlO0wRTR yDt2FQK6g==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kAOAn-0002cK-HC; Tue, 25 Aug 2020 01:54:53 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kAOAi-0002aD-Ic; Tue, 25 Aug 2020 01:54:51 +0000 X-UUID: 19ab63c53af5411eb1cb0b1d931825c1-20200824 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:MIME-Version:Content-Type:References:In-Reply-To:Date:CC:To:From:Subject:Message-ID; bh=KRs+vSlYwGYwpiFLXL5EtWaoxOEeTH5+ThF/MdrmqRY=; b=Nc+qJFPbU1aDX+6tVFadNaPs4NQ9CK01nN4fJVImQ0Ftel0OUz0ve34rCvOFhwxBTWkikmxFm8cH/Nn7DoeXSEyoAJz0HrhHAYBKIQTyCfRLvv0howAs5g1AW3mLrVXtFNoDSr4xPQl3rhtdKTFSIiK3jMSL6KKvvtWV19mbQOs=; X-UUID: 19ab63c53af5411eb1cb0b1d931825c1-20200824 Received: from mtkcas66.mediatek.inc [(172.29.193.44)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLS) with ESMTP id 678305001; Mon, 24 Aug 2020 17:54:39 -0800 Received: from MTKMBS31N2.mediatek.inc (172.27.4.87) by MTKMBS62N1.mediatek.inc (172.29.193.41) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Mon, 24 Aug 2020 18:54:37 -0700 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 25 Aug 2020 09:54:33 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Tue, 25 Aug 2020 09:54:33 +0800 Message-ID: <1598320393.24928.10.camel@mhfsdcap03> Subject: Re: [V7, 1/2] media: dt-bindings: media: i2c: Document OV02A10 bindings From: Dongchun Zhu To: Tomasz Figa , Sakari Ailus Date: Tue, 25 Aug 2020 09:53:13 +0800 In-Reply-To: <1595212256.17166.116.camel@mhfsdcap03> References: <20200505070451.GS9190@paasikivi.fi.intel.com> <1588688238.8804.150.camel@mhfsdcap03> <20200506112136.GV9190@paasikivi.fi.intel.com> <1588856325.8804.179.camel@mhfsdcap03> <20200507141147.GF9190@paasikivi.fi.intel.com> <1588920685.8804.230.camel@mhfsdcap03> <20200510223552.GA11272@paasikivi.fi.intel.com> <1589197265.8804.262.camel@mhfsdcap03> <20200715140110.GD16711@paasikivi.fi.intel.com> <1595212256.17166.116.camel@mhfsdcap03> X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 X-TM-SNTS-SMTP: 336B04A51CECF995964F7A8EEDF5A999871FBFCBA977263E2275B3AF5D7BB85C2000:8 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200824_215448_822434_87228AB4 X-CRM114-Status: GOOD ( 38.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland , Nicolas Boichat , Andy Shevchenko , srv_heupstream , linux-devicetree , Linus Walleij , Shengnan Wang =?UTF-8?Q?=28=E7=8E=8B=E5=9C=A3=E7=94=B7=29?= , Bartosz Golaszewski , Sj Huang , Rob Herring , "moderated list:ARM/Mediatek SoC support" , dongchun.zhu@mediatek.com, Louis Kuo , Matthias Brugger , Cao Bing Bu , matrix.zhu@aliyun.com, Mauro Carvalho Chehab , "list@263.net:IOMMU DRIVERS , Joerg Roedel , " , Linux Media Mailing List Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Sakari, Pardon, have you noticed my rely below? Please let us know of any questions or suggestions you have. On Mon, 2020-07-20 at 10:30 +0800, Dongchun Zhu wrote: > Hi Sakari, Tomasz, > > Thanks for the review. > > On Thu, 2020-07-16 at 16:57 +0200, Tomasz Figa wrote: > > On Wed, Jul 15, 2020 at 4:01 PM Sakari Ailus > > wrote: > > > > > > hi Dongchun, > > > > > > On Mon, May 11, 2020 at 07:41:05PM +0800, Dongchun Zhu wrote: > > > > Hi Sakari, > > > > > > > > On Mon, 2020-05-11 at 01:35 +0300, Sakari Ailus wrote: > > > > > Hi Dongchun, > > > > > > > > > > On Fri, May 08, 2020 at 02:51:25PM +0800, Dongchun Zhu wrote: > > > > > > Hi Sakari, Tomasz, > > > > > > > > > > > > On Thu, 2020-05-07 at 16:25 +0200, Tomasz Figa wrote: > > > > > > > On Thu, May 7, 2020 at 4:12 PM Sakari Ailus > > > > > > > wrote: > > > > > > > > > > > > > > > > Hi Tomasz, Dongchun, > > > > > > > > > > > > > > > > On Thu, May 07, 2020 at 03:50:40PM +0200, Tomasz Figa wrote: > > > > > > > > > Hi Sakari and Dongchun, > > > > > > > > > > > > > > > > > > On Thu, May 7, 2020 at 3:00 PM Dongchun Zhu wrote: > > > > > > > > > > > > > > > > > > > > Hi Sakari, > > > > > > > > > > > > > > > > > > > > Thanks for the review. > > > > > > > > > > > > > > > > > > > > On Wed, 2020-05-06 at 14:21 +0300, Sakari Ailus wrote: > > > > > > > > > > > Hi Dongchun, > > > > > > > > > > > > > > > > > > > > > > On Tue, May 05, 2020 at 10:17:18PM +0800, Dongchun Zhu wrote: > > > > > > > > > > > > Hi Sakari, > > > > > > > > > > > > > > > > > > > > > > > > Thanks for the review. > > > > > > > > > > > > > > > > > > > > > > > > On Tue, 2020-05-05 at 10:04 +0300, Sakari Ailus wrote: > > > > > > > > > > > > > Hi Dongchun, > > > > > > > > > > > > > > > > > > > > > > > > > > On Thu, Apr 30, 2020 at 04:09:23PM +0800, Dongchun Zhu wrote: > > > > > > > > > > > > > > Add DT bindings documentation for Omnivision OV02A10 image sensor. > > > > > > > > > > > > > > > > > > > > > > > > > > > > Signed-off-by: Dongchun Zhu > > > > > > > > > > > > > > --- > > > > > > > > > > > > > > .../bindings/media/i2c/ovti,ov02a10.yaml | 148 +++++++++++++++++++++ > > > > > > > > > > > > > > MAINTAINERS | 7 + > > > > > > > > > > > > > > 2 files changed, 155 insertions(+) > > > > > > > > > > > > > > create mode 100644 Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml > > > > > > > > > > > > > > > > > > > > > > > > > > > > diff --git a/Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml b/Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml > > > > > > > > > > > > > > new file mode 100644 > > > > > > > > > > > > > > index 0000000..2be4bd2 > > > > > > > > > > > > > > --- /dev/null > > > > > > > > > > > > > > +++ b/Documentation/devicetree/bindings/media/i2c/ovti,ov02a10.yaml > > > > > > > > > > > > > > @@ -0,0 +1,148 @@ > > > > > > > > > > > > > > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) > > > > > > > > > > > > > > +# Copyright (c) 2020 MediaTek Inc. > > > > > > > > > > > > > > +%YAML 1.2 > > > > > > > > > > > > > > +--- > > > > > > > > > > > > > > +$id: http://devicetree.org/schemas/media/i2c/ovti,ov02a10.yaml# > > > > > > > > > > > > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +title: Omnivision OV02A10 CMOS Sensor Device Tree Bindings > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +maintainers: > > > > > > > > > > > > > > + - Dongchun Zhu > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +description: |- > > > > > > > > > > > > > > + The Omnivision OV02A10 is a low-cost, high performance, 1/5-inch, 2 megapixel > > > > > > > > > > > > > > + image sensor, which is the latest production derived from Omnivision's CMOS > > > > > > > > > > > > > > + image sensor technology. Ihis chip supports high frame rate speeds up to 30fps > > > > > > > > > > > > > > + @ 1600x1200 (UXGA) resolution transferred over a 1-lane MIPI interface. The > > > > > > > > > > > > > > + sensor output is available via CSI-2 serial data output. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > +properties: > > > > > > > > > > > > > > + compatible: > > > > > > > > > > > > > > + const: ovti,ov02a10 > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + reg: > > > > > > > > > > > > > > + maxItems: 1 > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + clocks: > > > > > > > > > > > > > > + items: > > > > > > > > > > > > > > + - description: top mux camtg clock > > > > > > > > > > > > > > + - description: devider clock > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + clock-names: > > > > > > > > > > > > > > + items: > > > > > > > > > > > > > > + - const: eclk > > > > > > > > > > > > > > + - const: freq_mux > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + clock-frequency: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Frequency of the eclk clock in Hertz. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + dovdd-supply: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the regulator used as interface power supply. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + avdd-supply: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the regulator used as analog power supply. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + dvdd-supply: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the regulator used as digital power supply. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + powerdown-gpios: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + The phandle and specifier for the GPIO that controls sensor powerdown. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + reset-gpios: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + The phandle and specifier for the GPIO that controls sensor reset. > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + rotation: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Definition of the sensor's placement, valid values are 0 and 180. > > > > > > > > > > > > > > + allOf: > > > > > > > > > > > > > > + - $ref: "/schemas/types.yaml#/definitions/uint32" > > > > > > > > > > > > > > + - enum: > > > > > > > > > > > > > > + - 0 # Sensor Mounted Upright > > > > > > > > > > > > > > + - 180 # Sensor Mounted Upside Down > > > > > > > > > > > > > > + > > > > > > > > > > > > > > + ovti,mipi-tx-speed: > > > > > > > > > > > > > > + description: > > > > > > > > > > > > > > + Indication of MIPI transmission speed select. > > > > > > > > > > > > > > > > > > > > > > > > > > What exactly does this signify? And how do you come up with the number? > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > Apologies for not addressing this number clear. > > > > > > > > > > > > > > > > > > > > > > > > From the datasheet, P1:0xA1 register represents TX_SPEED_AREA_SEL with > > > > > > > > > > > > the default val: 0x03. > > > > > > > > > > > > The description of this RW register is as below: > > > > > > > > > > > > Bit[2:0]: MIPI transmission speed select. > > > > > > > > > > > > > > > > > > > > > > > > Thus the enum should be definited as [ 0, 1, 2, 3, 4, 5, 6, 7 ]. > > > > > > > > > > > > This would be fixed in next release. > > > > > > > > > > > > > > > > > > > > > > > > In the meantime, as the default val of P1:0xA1 is 0x03, we hope to keep > > > > > > > > > > > > that value if there is no setting for this private property in DT. > > > > > > > > > > > > The caller in driver would be updated like this in next release. > > > > > > > > > > > > if (ov02a10->mipi_clock_tx_speed) > > > > > > > > > > > > ret = i2c_smbus_write_byte_data(...,...); > > > > > > > > > > > > > > > > > > > > > > How did you pick the value in the example? And why do you believe it is > > > > > > > > > > > specific to a platform, and not e.g. a sensor mode? > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > > We look into P1:0XA1, one register that defines MIPI transmission speed > > > > > > > > > > select. > > > > > > > > > > From the datasheet, we can get the possible values that could be set to > > > > > > > > > > P1:0xA1. > > > > > > > > > > > > > > > > > > > > Actually this register is an independent of sensor mode, it is just > > > > > > > > > > included in sensor mode's register setting table. > > > > > > > > > > > > > > > > > > > > In addition, this private DT Property is created to fix the MIPI test > > > > > > > > > > failure. The register values are adjusted and verified from vendor to > > > > > > > > > > make sensor signal meet MIPI specification. > > > > > > > > > > > > > > > > > > > > > > > > > > > > In theory the value could depend on the mode, because different link > > > > > > > > > rate could impose different requirements for the physical interface. > > > > > > > > > In practice, we haven't seen any hardware that would require different > > > > > > > > > values for different modes. > > > > > > > > > > > > > > > > The mode (possibly in conjunction with other information available to the > > > > > > > > driver via V4L2 fwnode interface) precisely defines the parameters of the > > > > > > > > CSI-2 bus --- apart from the possible exception of the bus timing related > > > > > > > > parameters but this is not supported by the name of the parameter. > > > > > > > > > > > > > > > > Therefore I don't see how this parameter, which supposedly is used to > > > > > > > > determine the CSI-2 transmissions speed, could be board specific and thus > > > > > > > > belong to DT. > > > > > > > > > > > > > > According to the very imprecise information I have access to, it is > > > > > > > not about the CSI-2 bus itself, but rather some internal parameter of > > > > > > > the sensor's CSI interface. Unfortunately there isn't much information > > > > > > > on what this value exactly controls... > > > > > > > > > > > > > > Best regards, > > > > > > > Tomasz > > > > > > > > > > > > Just got some feedback from OV vendor about this parameter. > > > > > > > > > > > > P1:0xA1 is the register to control D-PHY timing setting based on bclk. > > > > > > It is to adjust the MIPI clock voltage to improve the clock drive > > > > > > capability, and has no affect on the transmission speed of MIPI data. > > > > > > > > > > > > From vendor's perspective, P1:0xA1 depends upon the length of FPC of > > > > > > camera module that used on the board. Considering the physical > > > > > > connections for MIPI signals to user-facing camera are very different > > > > > > between our 2 projects, it can be very difficult to find universal SI > > > > > > parameters for both projects. > > > > > > > > > > Are you using different values for this parameter on these two projects? > > > > > > > > > > > > > Yes. We're actually assigning two different values to this property. > > > > One is 0x03, the other is 0x04. > > > > > > > > > > > > > > > > Thus here we create one new DT property to separate these tuning in > > > > > > driver, to be more like project-specific. > > > > > > > > > > > > More details about the register is as below. > > > > > > P1:0xA1 val: 0x03 default > > > > > > Case: 0 20MHz-30MHz > > > > > > 1 30MHz-50MHz > > > > > > 2 50MHz-75MHz > > > > > > 3 75MHz-100MHz (default, old DB setting use) > > > > > > 4 100MHz-130MHz (suggested, new DB setting use) > > > > > > 5 Manual > > > > > > So the value in the example should be [ 0, 1, 2, 3, 4, 5 ]. > > > > > > > > > > > > Additionally, P1:0xA1 is recommended to be set as 0x04 in the newest DB > > > > > > setting. We would adjust the register in next release. > > > > > > > > > > Thank you for digging into the issue. > > > > > > > > > > Based on the above description, the parameter would depend on both the link > > > > > frequency and possibly also on wire length. I guess there's no harm from > > > > > using too strong drive, apart from perhaps power consumption? As in > > > > > principle this could be different for different sensor modes. Albeit I > > > > > don't remember seeing a sensor where such a parameter would have been > > > > > needed to be modified. > > > > > > > > > > > > > This may be related to something about sensor fine tuning. > > > > As OV vendor pointed out, the sensor chip provides such one property > > > > that user could adjust based on their specific project. > > > > Also, case 4 (0x04) setting is confirmed to have a little more power > > > > consumption than case 3 (0x03). > > > > > > Apologies for bringing back an old topic --- the driver supports just a > > > single mode, using a specific data rate. > > > > > > If another mode is added later on, will it continue to use the same value > > > for this? Based on the documentation, it seems that this is primarily > > > defined by the frequency of the bus, not by board design. Therefore putting > > > this to DT (and thus ignoring the frequency) appears wrong. > > > > I don't think this is exactly implied by the frequency of the bus. The > > values there are recommended for given frequency ranges, but there are > > real cases where depending on the board different values are needed. > > > > Sorry for coming late. > For the reg P1: 0xA1, I re-confirmed the setting of the param with OVT. > The replies are as follow. > 1. P1:0xA1 is one register to control D-PHY timing parameters based on > bclk. Its setting shall match the MIPI CSI-2 timing clock. > 2. For one another scenario, if MIPI pixel rate(link frequency) differs > between scenarios, the setting of this parameter may also be different. > 3. In one special case, we may also need to adjust the value, even for > the same scenario, such as the failure of a certain MIPI test. > > From my perspective, temporally we don't plan to have a different > scenario for OV02A10, as the current resolution(1600x1200) is near to > the lower limit of most smart mobile devices. > In the meantime, considering the difference of the physical connections > for MIPI signals to user-facing camera between our 2 projects, it seems > to be very difficult to find universal SI parameters for both projects. > So for this case, I wonder whether we could reserve this private > property to maintain such flexibility. > > > Best regards, > > Tomasz > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel