Patch Details
Series:drm/i915/tgl: Fix Combo PHY DPLL fractional divider for 38.4MHz ref clock (rev6)
URL:https://patchwork.freedesktop.org/series/82173/
State:success
Details:https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18629/index.html

CI Bug Log - changes from CI_DRM_9098 -> Patchwork_18629

Summary

SUCCESS

No regressions found.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_18629/index.html

Known issues

Here are the changes found in Patchwork_18629 that come from known issues:

IGT changes

Issues hit

Possible fixes

Warnings

{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).

Participating hosts (44 -> 38)

Missing (6): fi-ilk-m540 fi-hsw-4200u fi-byt-squawks fi-bsw-cyan fi-byt-clapper fi-bdw-samus

Build changes

CI-20190529: 20190529
CI_DRM_9098: 877045337ceb241797ac16226a1f2f76b3553d1d @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_5800: 982ca4122fd4f04ad3dfa80c6246f190b36e0c72 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools
Patchwork_18629: f3685bccf1c82e3f7abefc8732655b3ee9395c39 @ git://anongit.freedesktop.org/gfx-ci/linux

== Linux commits ==

f3685bccf1c8 drm/i915/tgl: Fix Combo PHY DPLL fractional divider for 38.4MHz ref clock
c7c321023c54 drm/i915: Add an encoder hook to sanitize its state during init/resume
e5d2d7a31511 drm/i915: Check for unsupported DP link rates during initial commit
7b668d3b7773 drm/i915: Move the initial fastset commit check to encoder hooks
169bac923784 drm/i915/skl: Work around incorrect BIOS WRPLL PDIV programming