From: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
To: sboyd@kernel.org, agross@kernel.org, bjorn.andersson@linaro.org,
manivannan.sadhasivam@linaro.org, devicetree@vger.kernel.org,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
robh+dt@kernel.org
Cc: sricharan@codeaurora.org, gokulsri@codeaurora.org
Subject: [PATCH v4 3/3] arm64: dts: Enabled MHI device over PCIe
Date: Fri, 9 Oct 2020 13:47:04 +0530 [thread overview]
Message-ID: <1602231424-22288-4-git-send-email-gokulsri@codeaurora.org> (raw)
In-Reply-To: <1602231424-22288-1-git-send-email-gokulsri@codeaurora.org>
Enabled MHI device support over PCIe and added memory
reservation required for MHI enabled QCN9000 PCIe card.
Signed-off-by: Gokul Sriram Palanisamy <gokulsri@codeaurora.org>
Reported-by: kbuild test robot <lkp@intel.com>
---
arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi | 46 ++++++++++++++++++++++++++++++
1 file changed, 46 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi b/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
index 0827055..1bbce2d 100644
--- a/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq8074-hk10.dtsi
@@ -24,6 +24,22 @@
device_type = "memory";
reg = <0x0 0x40000000 0x0 0x20000000>;
};
+
+ reserved-memory {
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ qcn9000_pcie0: memory@50f00000 {
+ no-map;
+ reg = <0x0 0x50f00000 0x0 0x03700000>;
+ };
+
+ qcn9000_pcie1: memory@54600000 {
+ no-map;
+ reg = <0x0 0x54600000 0x0 0x03700000>;
+ };
+ };
};
&blsp1_spi1 {
@@ -45,11 +61,41 @@
&pcie0 {
status = "ok";
perst-gpio = <&tlmm 58 0x1>;
+
+ pcie0_rp: pcie0_rp {
+ reg = <0 0 0 0 0>;
+
+ status = "ok";
+ mhi_0: qcom,mhi@0 {
+ reg = <0 0 0 0 0 >;
+
+ qrtr_instance_id = <0x20>;
+ base-addr = <0x50f00000>;
+ m3-dump-addr = <0x53c00000>;
+ etr-addr = <0x53d00000>;
+ qcom,caldb-addr = <0x53e00000>;
+ };
+ };
};
&pcie1 {
status = "ok";
perst-gpio = <&tlmm 61 0x1>;
+
+ pcie1_rp: pcie1_rp {
+ reg = <0 0 0 0 0>;
+
+ status = "ok";
+ mhi_1: qcom,mhi@1 {
+ reg = <0 0 0 0 0 >;
+
+ qrtr_instance_id = <0x21>;
+ base-addr = <0x54600000>;
+ m3-dump-addr = <0x57300000>;
+ etr-addr = <0x57400000>;
+ qcom,caldb-addr = <0x57500000>;
+ };
+ };
};
&qmp_pcie_phy0 {
--
2.7.4
prev parent reply other threads:[~2020-10-09 8:23 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-10-09 8:17 [PATCH v4 0/3] Add board support for HK10 board variants Gokul Sriram Palanisamy
2020-10-09 8:17 ` [PATCH v4 1/3] dt-bindings: qcom: Add ipq8074 bindings Gokul Sriram Palanisamy
2020-10-09 8:17 ` [PATCH v4 2/3] arm64: dts: Add board support for HK10 Gokul Sriram Palanisamy
2020-10-11 6:45 ` kernel test robot
2020-10-11 6:45 ` kernel test robot
2020-10-09 8:17 ` Gokul Sriram Palanisamy [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1602231424-22288-4-git-send-email-gokulsri@codeaurora.org \
--to=gokulsri@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=sricharan@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.