All of lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Pankaj Bharadiya" <pankaj.laxminarayan.bharadiya@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce drm scaling filter property (rev9)
Date: Tue, 20 Oct 2020 17:32:50 -0000	[thread overview]
Message-ID: <160321517000.24451.16115118104037447845@emeril.freedesktop.org> (raw)
In-Reply-To: <20201020161427.6941-1-pankaj.laxminarayan.bharadiya@intel.com>

== Series Details ==

Series: Introduce drm scaling filter property (rev9)
URL   : https://patchwork.freedesktop.org/series/73883/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
c6a6d43c122d drm: Introduce plane and CRTC scaling filter properties
91954a6df9a7 drm/i915: Introduce scaling filter related registers and bit fields
-:75: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'id' - possible side-effects?
#75: FILE: drivers/gpu/drm/i915/i915_reg.h:7506:
+#define CNL_PS_COEF_INDEX_SET(pipe, id, set)  _MMIO_PIPE(pipe,    \
+			_ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \
+			_ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8)

-:75: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'set' - possible side-effects?
#75: FILE: drivers/gpu/drm/i915/i915_reg.h:7506:
+#define CNL_PS_COEF_INDEX_SET(pipe, id, set)  _MMIO_PIPE(pipe,    \
+			_ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \
+			_ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8)

-:79: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'id' - possible side-effects?
#79: FILE: drivers/gpu/drm/i915/i915_reg.h:7510:
+#define CNL_PS_COEF_DATA_SET(pipe, id, set)  _MMIO_PIPE(pipe,     \
+			_ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \
+			_ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8)

-:79: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'set' - possible side-effects?
#79: FILE: drivers/gpu/drm/i915/i915_reg.h:7510:
+#define CNL_PS_COEF_DATA_SET(pipe, id, set)  _MMIO_PIPE(pipe,     \
+			_ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \
+			_ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8)

total: 0 errors, 0 warnings, 4 checks, 47 lines checked
f990bc408fd1 drm/i915/display: Add Nearest-neighbor based integer scaling support
4dfda23b3a73 drm/i915: Enable scaling filter for plane and CRTC
-:100: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#100: FILE: drivers/gpu/drm/i915/display/intel_display.c:17072:
+		drm_crtc_create_scaling_filter_property(&crtc->base,
+						BIT(DRM_SCALING_FILTER_DEFAULT) |

-:160: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#160: FILE: drivers/gpu/drm/i915/display/intel_sprite.c:3216:
+		drm_plane_create_scaling_filter_property(&plane->base,
+						BIT(DRM_SCALING_FILTER_DEFAULT) |

total: 0 errors, 0 warnings, 2 checks, 104 lines checked


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2020-10-20 17:32 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-10-20 16:14 [PATCH v7 0/4] Introduce drm scaling filter property Pankaj Bharadiya
2020-10-20 16:14 ` [Intel-gfx] " Pankaj Bharadiya
2020-10-20 16:14 ` [PATCH v7 1/4] drm: Introduce plane and CRTC scaling filter properties Pankaj Bharadiya
2020-10-20 16:14   ` [Intel-gfx] " Pankaj Bharadiya
2020-10-20 18:09   ` Simon Ser
2020-10-20 18:09     ` [Intel-gfx] " Simon Ser
2020-10-20 16:14 ` [PATCH v7 2/4] drm/i915: Introduce scaling filter related registers and bit fields Pankaj Bharadiya
2020-10-20 16:14   ` [Intel-gfx] " Pankaj Bharadiya
2020-10-20 16:14 ` [PATCH v7 3/4] drm/i915/display: Add Nearest-neighbor based integer scaling support Pankaj Bharadiya
2020-10-20 16:14   ` [Intel-gfx] " Pankaj Bharadiya
2020-10-20 16:14 ` [PATCH v7 4/4] drm/i915: Enable scaling filter for plane and CRTC Pankaj Bharadiya
2020-10-20 16:14   ` [Intel-gfx] " Pankaj Bharadiya
2020-10-20 17:32 ` Patchwork [this message]
2020-10-20 17:35 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Introduce drm scaling filter property (rev9) Patchwork
2020-10-20 17:57 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-10-20 19:55 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2020-10-21  9:44 ` [PATCH v7 0/4] Introduce drm scaling filter property Jani Nikula
2020-10-21  9:44   ` [Intel-gfx] " Jani Nikula

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=160321517000.24451.16115118104037447845@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=pankaj.laxminarayan.bharadiya@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.