All of lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Huang, Sean Z" <sean.z.huang@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Introduce Intel PXP component - Mesa single session (rev13)
Date: Fri, 18 Dec 2020 20:22:14 -0000	[thread overview]
Message-ID: <160832293471.27180.1293667320334746963@emeril.freedesktop.org> (raw)
In-Reply-To: <20201218184520.8697-1-sean.z.huang@intel.com>

== Series Details ==

Series: Introduce Intel PXP component - Mesa single session (rev13)
URL   : https://patchwork.freedesktop.org/series/84620/
State : warning

== Summary ==

$ dim sparse --fast origin/drm-tip
Sparse version: v0.6.2
Fast mode used, each commit won't be checked separately.
+drivers/gpu/drm/i915/pxp/intel_pxp_arb.c:68:5: warning: symbol 'intel_pxp_arb_reserve_session' was not declared. Should it be static?


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2020-12-18 20:22 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-12-18 18:45 [Intel-gfx] [RFC-v13 00/13] Introduce Intel PXP component - Mesa single session Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 01/13] drm/i915/pxp: Introduce Intel PXP component Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 02/13] drm/i915/pxp: set KCR reg init during the boot time Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 03/13] drm/i915/pxp: Implement funcs to create the TEE channel Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 04/13] drm/i915/pxp: Create the arbitrary session after boot Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 05/13] drm/i915/pxp: Func to send hardware session termination Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 06/13] drm/i915/pxp: Enable PXP irq worker and callback stub Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 07/13] drm/i915/pxp: Destroy arb session upon teardown Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 08/13] drm/i915/pxp: Enable PXP power management Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 09/13] drm/i915/pxp: Expose session state for display protection flip Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 10/13] mei: pxp: export pavp client to me client bus Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 11/13] drm/i915/uapi: introduce drm_i915_gem_create_ext Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 12/13] drm/i915/pxp: User interface for Protected buffer Huang, Sean Z
2020-12-18 18:45 ` [Intel-gfx] [RFC-v13 13/13] drm/i915/pxp: Add plane decryption support Huang, Sean Z
2020-12-18 20:20 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce Intel PXP component - Mesa single session (rev13) Patchwork
2020-12-18 20:22 ` Patchwork [this message]
2020-12-18 20:51 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=160832293471.27180.1293667320334746963@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=sean.z.huang@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.