From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Maarten Lankhorst" <maarten.lankhorst@linux.intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [1/3] drm/i915/gt: Do not allow setting ring size for legacy ring submission
Date: Mon, 21 Jun 2021 12:14:40 -0000 [thread overview]
Message-ID: <162427768008.19766.11253295432118141323@emeril.freedesktop.org> (raw)
In-Reply-To: <20210621114123.3131534-1-maarten.lankhorst@linux.intel.com>
== Series Details ==
Series: series starting with [1/3] drm/i915/gt: Do not allow setting ring size for legacy ring submission
URL : https://patchwork.freedesktop.org/series/91722/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
39d188a64ac1 drm/i915/gt: Do not allow setting ring size for legacy ring submission
d95f14a77694 drm/i915: Use intel_context->pin_mutex only for context allocation
-:33: WARNING:MEMORY_BARRIER: memory barrier without comment
#33: FILE: drivers/gpu/drm/i915/gt/intel_context.c:72:
+ smp_mb__before_atomic();
total: 0 errors, 1 warnings, 0 checks, 213 lines checked
630f24c4d56c drm/i915: Remove intel_context->ops->(pre_pin/post_unpin)
-:153: CHECK:LINE_SPACING: Please don't use multiple blank lines
#153: FILE: drivers/gpu/drm/i915/gt/intel_execlists_submission.c:2551:
+
total: 0 errors, 0 warnings, 1 checks, 288 lines checked
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2021-06-21 12:14 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-21 11:41 [Intel-gfx] [PATCH 1/3] drm/i915/gt: Do not allow setting ring size for legacy ring submission Maarten Lankhorst
2021-06-21 11:41 ` [Intel-gfx] [PATCH 2/3] drm/i915: Use intel_context->pin_mutex only for context allocation Maarten Lankhorst
2021-06-21 11:41 ` [Intel-gfx] [PATCH 3/3] drm/i915: Remove intel_context->ops->(pre_pin/post_unpin) Maarten Lankhorst
2021-06-21 12:08 ` [Intel-gfx] [PATCH 1/3] drm/i915/gt: Do not allow setting ring size for legacy ring submission Tvrtko Ursulin
2021-06-21 12:49 ` Maarten Lankhorst
2021-06-21 12:52 ` Tvrtko Ursulin
2021-06-21 13:07 ` Maarten Lankhorst
2021-06-21 13:12 ` Tvrtko Ursulin
2021-06-21 13:20 ` Tvrtko Ursulin
2021-06-21 13:28 ` Maarten Lankhorst
2021-06-21 12:14 ` Patchwork [this message]
2021-06-21 12:45 ` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [1/3] " Patchwork
2021-06-21 15:04 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=162427768008.19766.11253295432118141323@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=maarten.lankhorst@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.