From: Wang Xingang <wangxingang5@huawei.com>
To: <qemu-devel@nongnu.org>, <qemu-arm@nongnu.org>,
<eric.auger@redhat.com>, <shannon.zhaosl@gmail.com>,
<imammedo@redhat.com>, <mst@redhat.com>,
<marcel.apfelbaum@gmail.com>, <peter.maydell@linaro.org>,
<ehabkost@redhat.com>, <richard.henderson@linaro.org>,
<pbonzini@redhat.com>
Cc: xieyingtai@huawei.com, wangxingang5@huawei.com
Subject: [PATCH v5 8/9] hw/i386/acpi-build: Add IVRS support to bypass iommu
Date: Thu, 8 Jul 2021 12:55:18 +0000 [thread overview]
Message-ID: <1625748919-52456-9-git-send-email-wangxingang5@huawei.com> (raw)
In-Reply-To: <1625748919-52456-1-git-send-email-wangxingang5@huawei.com>
From: Xingang Wang <wangxingang5@huawei.com>
Check bypass_iommu to exclude the devices which will bypass iommu.
Signed-off-by: Xingang Wang <wangxingang5@huawei.com>
---
hw/i386/acpi-build.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/i386/acpi-build.c b/hw/i386/acpi-build.c
index 1b972b4913..7c888f05bf 100644
--- a/hw/i386/acpi-build.c
+++ b/hw/i386/acpi-build.c
@@ -2246,7 +2246,7 @@ ivrs_host_bridges(Object *obj, void *opaque)
if (object_dynamic_cast(obj, TYPE_PCI_HOST_BRIDGE)) {
PCIBus *bus = PCI_HOST_BRIDGE(obj)->bus;
- if (bus) {
+ if (bus && !pci_bus_bypass_iommu(bus)) {
pci_for_each_device(bus, pci_bus_num(bus), insert_ivhd, ivhd_blob);
}
}
--
2.19.1
next prev parent reply other threads:[~2021-07-08 13:03 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-08 12:55 [PATCH v5 0/9] IOMMU: Add support for IOMMU Bypass Feature Wang Xingang
2021-07-08 12:55 ` [PATCH v5 1/9] hw/pci/pci_host: Allow PCI host to bypass iommu Wang Xingang
2021-07-08 12:55 ` [PATCH v5 2/9] hw/pxb: Add a bypass iommu property Wang Xingang
2021-07-08 12:55 ` [PATCH v5 3/9] hw/arm/virt: Add default_bus_bypass_iommu machine option Wang Xingang
2021-07-08 12:55 ` [PATCH v5 4/9] hw/i386: Add a default_bus_bypass_iommu pc " Wang Xingang
2021-07-08 12:55 ` [PATCH v5 5/9] hw/pci: Add pci_bus_range() to get PCI bus number range Wang Xingang
2021-07-08 12:55 ` [PATCH v5 6/9] hw/arm/virt-acpi-build: Add IORT support to bypass SMMUv3 Wang Xingang
2021-07-08 12:55 ` [PATCH v5 7/9] hw/i386/acpi-build: Add DMAR support to bypass iommu Wang Xingang
2021-07-08 12:55 ` Wang Xingang [this message]
2021-07-08 12:55 ` [PATCH v5 9/9] docs: Add documentation for iommu bypass Wang Xingang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1625748919-52456-9-git-send-email-wangxingang5@huawei.com \
--to=wangxingang5@huawei.com \
--cc=ehabkost@redhat.com \
--cc=eric.auger@redhat.com \
--cc=imammedo@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shannon.zhaosl@gmail.com \
--cc=xieyingtai@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.