All of lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Gupta, Anshuman" <anshuman.gupta@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Introduce Intel PXP (rev10)
Date: Thu, 23 Sep 2021 02:27:53 -0000	[thread overview]
Message-ID: <163236407366.31051.9292780328194657621@emeril.freedesktop.org> (raw)
In-Reply-To: <20210922001531.399533-1-alan.previn.teres.alexis@intel.com>

== Series Details ==

Series: drm/i915: Introduce Intel PXP (rev10)
URL   : https://patchwork.freedesktop.org/series/90503/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
05e1ec3f284d drm/i915/pxp: Define PXP component interface
-:31: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#31: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 49 lines checked
a6f0b119f74f mei: pxp: export pavp client to me client bus
-:36: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#36: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 276 lines checked
9f5fd3d81cf3 drm/i915/pxp: define PXP device flag and kconfig
-:49: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'dev_priv' - possible side-effects?
#49: FILE: drivers/gpu/drm/i915/i915_drv.h:1686:
+#define HAS_PXP(dev_priv)  ((IS_ENABLED(CONFIG_DRM_I915_PXP) && \
+			    INTEL_INFO(dev_priv)->has_pxp) && \
+			    VDBOX_MASK(&dev_priv->gt))

total: 0 errors, 0 warnings, 1 checks, 33 lines checked
1b5cc61a686b drm/i915/pxp: allocate a vcs context for pxp usage
-:100: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#100: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 172 lines checked
8a35249b2073 drm/i915/pxp: Implement funcs to create the TEE channel
-:79: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#79: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 145 lines checked
d242815536ca drm/i915/pxp: set KCR reg init
d401356a6ad5 drm/i915/pxp: Create the arbitrary session after boot
-:107: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#107: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 344 lines checked
1975d3f5fda6 drm/i915/pxp: Implement arb session teardown
-:117: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#117: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 283 lines checked
2b49864b5bed drm/i915/pxp: Implement PXP irq handler
-:213: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#213: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 424 lines checked
f6b4768e1fa2 drm/i915/pxp: interfaces for using protected objects
c4ff99595b46 drm/i915/pxp: start the arb session on demand
54fbc154318a drm/i915/pxp: Enable PXP power management
-:122: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#122: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 239 lines checked
e58d9b52e0f0 drm/i915/pxp: Add plane decryption support
6faffa9df265 drm/i915/pxp: black pixels on pxp disabled
-:169: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#169: FILE: drivers/gpu/drm/i915/i915_reg.h:11412:
+#define PLANE_CSC_COEFF(pipe, plane, index)	_MMIO_PLANE(plane, \
+							    _PLANE_CSC_RY_GY_1(pipe) +  (index) * 4, \
+							    _PLANE_CSC_RY_GY_2(pipe) + (index) * 4)

-:169: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'index' - possible side-effects?
#169: FILE: drivers/gpu/drm/i915/i915_reg.h:11412:
+#define PLANE_CSC_COEFF(pipe, plane, index)	_MMIO_PLANE(plane, \
+							    _PLANE_CSC_RY_GY_1(pipe) +  (index) * 4, \
+							    _PLANE_CSC_RY_GY_2(pipe) + (index) * 4)

-:170: WARNING:LONG_LINE: line length of 102 exceeds 100 columns
#170: FILE: drivers/gpu/drm/i915/i915_reg.h:11413:
+							    _PLANE_CSC_RY_GY_1(pipe) +  (index) * 4, \

-:183: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#183: FILE: drivers/gpu/drm/i915/i915_reg.h:11426:
+#define PLANE_CSC_PREOFF(pipe, plane, index)	_MMIO_PLANE(plane, _PLANE_CSC_PREOFF_HI_1(pipe) + \
+							    (index) * 4, _PLANE_CSC_PREOFF_HI_2(pipe) + \
+							    (index) * 4)

-:183: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'index' - possible side-effects?
#183: FILE: drivers/gpu/drm/i915/i915_reg.h:11426:
+#define PLANE_CSC_PREOFF(pipe, plane, index)	_MMIO_PLANE(plane, _PLANE_CSC_PREOFF_HI_1(pipe) + \
+							    (index) * 4, _PLANE_CSC_PREOFF_HI_2(pipe) + \
+							    (index) * 4)

-:184: WARNING:LONG_LINE: line length of 105 exceeds 100 columns
#184: FILE: drivers/gpu/drm/i915/i915_reg.h:11427:
+							    (index) * 4, _PLANE_CSC_PREOFF_HI_2(pipe) + \

-:197: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'pipe' - possible side-effects?
#197: FILE: drivers/gpu/drm/i915/i915_reg.h:11440:
+#define PLANE_CSC_POSTOFF(pipe, plane, index)	_MMIO_PLANE(plane, _PLANE_CSC_POSTOFF_HI_1(pipe) + \
+							    (index) * 4, _PLANE_CSC_POSTOFF_HI_2(pipe) + \
+							    (index) * 4)

-:197: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'index' - possible side-effects?
#197: FILE: drivers/gpu/drm/i915/i915_reg.h:11440:
+#define PLANE_CSC_POSTOFF(pipe, plane, index)	_MMIO_PLANE(plane, _PLANE_CSC_POSTOFF_HI_1(pipe) + \
+							    (index) * 4, _PLANE_CSC_POSTOFF_HI_2(pipe) + \
+							    (index) * 4)

-:198: WARNING:LONG_LINE: line length of 106 exceeds 100 columns
#198: FILE: drivers/gpu/drm/i915/i915_reg.h:11441:
+							    (index) * 4, _PLANE_CSC_POSTOFF_HI_2(pipe) + \

total: 0 errors, 3 warnings, 6 checks, 148 lines checked
3c1965c6e3ef drm/i915/pxp: add pxp debugfs
-:48: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#48: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 120 lines checked
0ff702586cf9 drm/i915/pxp: add PXP documentation
4728e4ee5b2d drm/i915/pxp: enable PXP for integrated Gen12



  parent reply	other threads:[~2021-09-23  2:27 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-09-22  0:15 [PATCH v11 00/17] drm/i915: Introduce Intel PXP Alan Previn
2021-09-22  0:15 ` [Intel-gfx] " Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 01/17] drm/i915/pxp: Define PXP component interface Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 02/17] mei: pxp: export pavp client to me client bus Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 03/17] drm/i915/pxp: define PXP device flag and kconfig Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 04/17] drm/i915/pxp: allocate a vcs context for pxp usage Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 05/17] drm/i915/pxp: Implement funcs to create the TEE channel Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 06/17] drm/i915/pxp: set KCR reg init Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 07/17] drm/i915/pxp: Create the arbitrary session after boot Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 08/17] drm/i915/pxp: Implement arb session teardown Alan Previn
2021-09-22 22:56   ` Harish Chegondi
2021-09-23  6:57     ` Teres Alexis, Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 09/17] drm/i915/pxp: Implement PXP irq handler Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 10/17] drm/i915/pxp: interfaces for using protected objects Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 11/17] drm/i915/pxp: start the arb session on demand Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 12/17] drm/i915/pxp: Enable PXP power management Alan Previn
2021-09-22  0:29   ` Teres Alexis, Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 13/17] drm/i915/pxp: Add plane decryption support Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 14/17] drm/i915/pxp: black pixels on pxp disabled Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 15/17] drm/i915/pxp: add pxp debugfs Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 16/17] drm/i915/pxp: add PXP documentation Alan Previn
2021-09-22  0:15 ` [Intel-gfx] [PATCH v11 17/17] drm/i915/pxp: enable PXP for integrated Gen12 Alan Previn
2021-09-22  1:34 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915: Introduce Intel PXP (rev9) Patchwork
2021-09-22  1:35 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2021-09-22  1:39 ` [Intel-gfx] ✗ Fi.CI.DOCS: " Patchwork
2021-09-22  2:05 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-09-22  3:44 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2021-09-23  2:27 ` Patchwork [this message]
2021-09-23  2:29 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915: Introduce Intel PXP (rev10) Patchwork
2021-09-23  2:32 ` [Intel-gfx] ✗ Fi.CI.DOCS: " Patchwork
2021-09-23  2:56 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2021-09-23  4:35 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=163236407366.31051.9292780328194657621@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=anshuman.gupta@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.