All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stephen Boyd <sboyd@kernel.org>
To: Hector Martin <marcan@marcan.st>, linux-arm-kernel@lists.infradead.org
Cc: Hector Martin <marcan@marcan.st>,
	Alyssa Rosenzweig <alyssa@rosenzweig.io>,
	Sven Peter <sven@svenpeter.dev>, Marc Zyngier <maz@kernel.org>,
	Mark Kettenis <mark.kettenis@xs4all.nl>,
	Michael Turquette <mturquette@baylibre.com>,
	Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
	Viresh Kumar <vireshk@kernel.org>, Nishanth Menon <nm@ti.com>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Rafael J. Wysocki <rafael@kernel.org>,
	Kevin Hilman <khilman@kernel.org>,
	Ulf Hansson <ulf.hansson@linaro.org>,
	linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
	linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [RFC PATCH 7/9] clk: apple: Add clk-apple-cluster driver to manage CPU p-states
Date: Thu, 14 Oct 2021 15:07:39 -0700	[thread overview]
Message-ID: <163424925931.1688384.9647104000291025081@swboyd.mtv.corp.google.com> (raw)
In-Reply-To: <20211011165707.138157-8-marcan@marcan.st>

Quoting Hector Martin (2021-10-11 09:57:05)
> diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig
> index c5b3dc97396a..f3c8ad041f91 100644
> --- a/drivers/clk/Kconfig
> +++ b/drivers/clk/Kconfig
> @@ -390,6 +390,15 @@ config COMMON_CLK_K210
>         help
>           Support for the Canaan Kendryte K210 RISC-V SoC clocks.
>  
> +config COMMON_CLK_APPLE_CLUSTER

Please place in alphabetical sort order of config name

> +       bool "Clock driver for Apple SoC CPU clusters"
> +       depends on ARCH_APPLE || COMPILE_TEST
> +       select CPUFREQ_DT
> +       default ARCH_APPLE
> +       help
> +         This driver supports CPU cluster frequency switching on Apple SoC
> +         platforms.
> +
>  source "drivers/clk/actions/Kconfig"
>  source "drivers/clk/analogbits/Kconfig"
>  source "drivers/clk/baikal-t1/Kconfig"
> diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile
> index e42312121e51..6dba8c2052c7 100644
> --- a/drivers/clk/Makefile
> +++ b/drivers/clk/Makefile
> @@ -31,6 +31,7 @@ obj-$(CONFIG_COMMON_CLK_FIXED_MMIO)   += clk-fixed-mmio.o
>  obj-$(CONFIG_COMMON_CLK_FSL_FLEXSPI)   += clk-fsl-flexspi.o
>  obj-$(CONFIG_COMMON_CLK_FSL_SAI)       += clk-fsl-sai.o
>  obj-$(CONFIG_COMMON_CLK_GEMINI)                += clk-gemini.o
> +obj-$(CONFIG_COMMON_CLK_APPLE_CLUSTER) += clk-apple-cluster.o

Please put this in sort order on file name. I don't know why aspeed is
in the wrong place. Sigh.

>  obj-$(CONFIG_COMMON_CLK_ASPEED)                += clk-aspeed.o
>  obj-$(CONFIG_MACH_ASPEED_G6)           += clk-ast2600.o
>  obj-$(CONFIG_ARCH_HIGHBANK)            += clk-highbank.o
> diff --git a/drivers/clk/clk-apple-cluster.c b/drivers/clk/clk-apple-cluster.c
> new file mode 100644
> index 000000000000..9e9be38f13b2
> --- /dev/null
> +++ b/drivers/clk/clk-apple-cluster.c
> @@ -0,0 +1,184 @@
> +// SPDX-License-Identifier: GPL-2.0-only OR MIT
> +/*
> + * Apple SoC CPU cluster performance state driver
> + *
> + * Copyright The Asahi Linux Contributors
> + */
> +
> +#include <linux/bitfield.h>
> +#include <linux/bitops.h>
> +#include <linux/clk-provider.h>
> +#include <linux/delay.h>
> +#include <linux/err.h>
> +#include <linux/io.h>
> +#include <linux/iopoll.h>
> +#include <linux/module.h>
> +#include <linux/of.h>
> +#include <linux/platform_device.h>
> +#include <linux/pm_domain.h>
> +#include <linux/pm_opp.h>
> +
> +#define APPLE_CLUSTER_PSTATE    0x20
> +#define APPLE_CLUSTER_PSTATE_BUSY      BIT(31)
> +#define APPLE_CLUSTER_PSTATE_SET       BIT(25)
> +#define APPLE_CLUSTER_PSTATE_DESIRED2  GENMASK(15, 12)
> +#define APPLE_CLUSTER_PSTATE_DESIRED1  GENMASK(3, 0)
> +
> +struct apple_cluster_clk {
> +       struct clk_hw hw;
> +       struct device *dev;
> +       void __iomem *reg_base;
> +       bool has_pd;
> +};
> +
> +#define to_apple_cluster_clk(_hw) container_of(_hw, struct apple_cluster_clk, hw)
> +
> +#define APPLE_CLUSTER_SWITCH_TIMEOUT 100
> +
> +static int apple_cluster_clk_set_rate(struct clk_hw *hw, unsigned long rate,
> +                                        unsigned long parent_rate)
> +{
> +       struct apple_cluster_clk *cluster = to_apple_cluster_clk(hw);
> +       struct dev_pm_opp *opp;
> +       unsigned int level;
> +       u64 reg;
> +
> +       opp = dev_pm_opp_find_freq_floor(cluster->dev, &rate);
> +
> +       if (IS_ERR(opp))
> +               return PTR_ERR(opp);
> +
> +       level = dev_pm_opp_get_level(opp);
> +
> +       dev_dbg(cluster->dev, "set_rate: %ld -> %d\n", rate, level);
> +
> +       if (readq_poll_timeout(cluster->reg_base + APPLE_CLUSTER_PSTATE, reg,
> +                              !(reg & APPLE_CLUSTER_PSTATE_BUSY), 2,
> +                              APPLE_CLUSTER_SWITCH_TIMEOUT)) {
> +               dev_err(cluster->dev, "timed out waiting for busy flag\n");
> +               return -EIO;
> +       }
> +
> +       reg &= ~(APPLE_CLUSTER_PSTATE_DESIRED1 | APPLE_CLUSTER_PSTATE_DESIRED2);
> +       reg |= FIELD_PREP(APPLE_CLUSTER_PSTATE_DESIRED1, level);
> +       reg |= FIELD_PREP(APPLE_CLUSTER_PSTATE_DESIRED2, level);
> +       reg |= APPLE_CLUSTER_PSTATE_SET;
> +
> +       writeq_relaxed(reg, cluster->reg_base + APPLE_CLUSTER_PSTATE);
> +
> +       if (cluster->has_pd)
> +               dev_pm_genpd_set_performance_state(cluster->dev,
> +                                                  dev_pm_opp_get_required_pstate(opp, 0));

This looks bad from a locking perspective. How is lockdep holding up
with this driver? We're underneath the prepare lock here and we're
setting a couple level registers which is all good but now we're calling
into genpd code and who knows what's going to happen locking wise.

I don't actually see anything in here that indicates this is supposed to
be a clk provider. Is it being modeled as a clk so that it can use
cpufreq-dt? If it was a clk provider I'd expect it to be looking at
parent clk rates, and reading hardware to calculate frequencies based on
dividers and multipliers, etc. None of that is happening here.

Why not write a cpufreq driver, similar to qcom-cpufreq-hw.c that looks
through the OPP table and then writes the value into the pstate
registers? The registers in here look awfully similar to the qcom
hardware. I don't know what the DESIRED1 and DESIRED2 registers are for
though. Maybe they're so that one or the other frequency can be used if
available? Like a min/max?

Either way, writing this as a cpufreq driver avoids the clk framework
entirely which is super great for me :) It also avoids locking headaches
from the clk prepare lock, and it also lets you support lockless cpufreq
transitions by implementing the fast_switch function. I don't see any
downsides to the cpufreq driver approach.

> +
> +       return 0;
> +}
> +
> +static unsigned long apple_cluster_clk_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)
> +{
> +       struct apple_cluster_clk *cluster = to_apple_cluster_clk(hw);
> +       struct dev_pm_opp *opp;
> +       u64 reg;
> +
> +       reg = readq_relaxed(cluster->reg_base + APPLE_CLUSTER_PSTATE);
> +
> +       opp = dev_pm_opp_find_level_exact(cluster->dev,
> +                                         FIELD_GET(APPLE_CLUSTER_PSTATE_DESIRED1, reg));
> +
> +       if (IS_ERR(opp)) {
> +               dev_err(cluster->dev, "failed to find level: 0x%llx (%ld)\n", reg, PTR_ERR(opp));
> +               return 0;
> +       }
> +
> +       return dev_pm_opp_get_freq(opp);
> +}
> +
> +static long apple_cluster_clk_round_rate(struct clk_hw *hw, unsigned long rate,
> +                                                 unsigned long *parent_rate)
> +{
> +       struct apple_cluster_clk *cluster = to_apple_cluster_clk(hw);
> +       struct dev_pm_opp *opp;
> +
> +       opp = dev_pm_opp_find_freq_floor(cluster->dev, &rate);
> +
> +       if (IS_ERR(opp)) {
> +               dev_err(cluster->dev, "failed to find rate: %ld (%ld)\n", rate, PTR_ERR(opp));
> +               return PTR_ERR(opp);
> +       }
> +
> +       return rate;
> +}
> +
> +static const struct clk_ops apple_cluster_clk_ops = {
> +       .set_rate = apple_cluster_clk_set_rate,
> +       .recalc_rate = apple_cluster_clk_recalc_rate,
> +       .round_rate = apple_cluster_clk_round_rate,
> +};
> +
> +static int apple_cluster_clk_probe(struct platform_device *pdev)
> +{
> +       struct device *dev = &pdev->dev;
> +       struct device_node *node = dev->of_node;
> +       struct apple_cluster_clk *cluster;
> +       struct clk_hw *hw;
> +       struct clk_init_data init;

init = { };

is more kernel style.

> +       int ret;
> +
> +       memset(&init, 0, sizeof(init));

And then memset is dropped.

> +       cluster = devm_kzalloc(dev, sizeof(*cluster), GFP_KERNEL);
> +       if (!cluster)
> +               return -ENOMEM;
> +
> +       cluster->dev = dev;
> +       cluster->reg_base = devm_platform_ioremap_resource(pdev, 0);
> +       if (IS_ERR(cluster->reg_base))
> +               return PTR_ERR(cluster->reg_base);
> +
> +       hw = &cluster->hw;
> +       hw->init = &init;
> +
> +       init.name = pdev->name;
> +       init.num_parents = 0;

Drop?

> +       init.ops = &apple_cluster_clk_ops;
> +       init.flags = 0;

Drop?

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2021-10-14 22:09 UTC|newest]

Thread overview: 84+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-10-11 16:56 [RFC PATCH 0/9] Apple SoC CPU P-state switching Hector Martin
2021-10-11 16:56 ` Hector Martin
2021-10-11 16:56 ` [RFC PATCH 1/9] MAINTAINERS: apple: Add apple-mcc and clk-apple-cluster paths Hector Martin
2021-10-11 16:56   ` Hector Martin
2021-10-11 16:57 ` [RFC PATCH 2/9] dt-bindings: memory-controller: Add apple,mcc binding Hector Martin
2021-10-11 16:57   ` [RFC PATCH 2/9] dt-bindings: memory-controller: Add apple, mcc binding Hector Martin
2021-10-12  8:48   ` [RFC PATCH 2/9] dt-bindings: memory-controller: Add apple,mcc binding Krzysztof Kozlowski
2021-10-12  8:48     ` Krzysztof Kozlowski
2021-10-19 22:43     ` Rob Herring
2021-10-19 22:43       ` Rob Herring
2021-10-11 16:57 ` [RFC PATCH 3/9] dt-bindings: clock: Add apple,cluster-clk binding Hector Martin
2021-10-11 16:57   ` Hector Martin
2021-10-12  8:51   ` Krzysztof Kozlowski
2021-10-12  8:51     ` [RFC PATCH 3/9] dt-bindings: clock: Add apple, cluster-clk binding Krzysztof Kozlowski
2021-10-12  9:35     ` [RFC PATCH 3/9] dt-bindings: clock: Add apple,cluster-clk binding Viresh Kumar
2021-10-12  9:35       ` [RFC PATCH 3/9] dt-bindings: clock: Add apple, cluster-clk binding Viresh Kumar
     [not found]       ` <D0DE08FE-562E-4A48-BCA0-9094DAFCA564@marcan.st>
     [not found]         ` <20211012094302.3cownyzr4phxwifs@vireshk-i7>
     [not found]           ` <64584F8C-D49F-41B5-9658-CF8A25186E67@marcan.st>
     [not found]             ` <20211012095735.mhh2lzu52ohtotl6@vireshk-i7>
2021-10-12 13:48               ` [RFC PATCH 3/9] dt-bindings: clock: Add apple,cluster-clk binding Hector Martin
2021-10-12 13:48                 ` [RFC PATCH 3/9] dt-bindings: clock: Add apple, cluster-clk binding Hector Martin
2021-10-14 21:47   ` Stephen Boyd
2021-10-11 16:57 ` [RFC PATCH 4/9] opp: core: Don't warn if required OPP device does not exist Hector Martin
2021-10-11 16:57   ` Hector Martin
2021-10-12  3:21   ` Viresh Kumar
2021-10-12  3:21     ` Viresh Kumar
2021-10-12  5:34     ` Hector Martin
2021-10-12  5:34       ` Hector Martin
2021-10-12  5:51       ` Viresh Kumar
2021-10-12  5:51         ` Viresh Kumar
2021-10-12  5:57         ` Hector Martin
2021-10-12  5:57           ` Hector Martin
2021-10-12  9:26           ` Viresh Kumar
2021-10-12  9:26             ` Viresh Kumar
2021-10-12  9:31             ` Hector Martin "marcan"
2021-10-12  9:31               ` Hector Martin "marcan"
2021-10-12  9:32               ` Viresh Kumar
2021-10-12  9:32                 ` Viresh Kumar
2021-10-14  6:52                 ` Hector Martin
2021-10-14  6:52                   ` Hector Martin
2021-10-14  6:56                   ` Viresh Kumar
2021-10-14  6:56                     ` Viresh Kumar
2021-10-14  7:03                     ` Hector Martin
2021-10-14  7:03                       ` Hector Martin
2021-10-14  7:22                       ` Viresh Kumar
2021-10-14  7:22                         ` Viresh Kumar
2021-10-14  7:23                       ` Hector Martin
2021-10-14  7:23                         ` Hector Martin
2021-10-14 11:08                         ` Ulf Hansson
2021-10-14 11:08                           ` Ulf Hansson
2021-10-14  9:55           ` Ulf Hansson
2021-10-14  9:55             ` Ulf Hansson
2021-10-14 11:43             ` Hector Martin
2021-10-14 11:43               ` Hector Martin
2021-10-14 12:55               ` Ulf Hansson
2021-10-14 12:55                 ` Ulf Hansson
2021-10-14 17:02                 ` Hector Martin
2021-10-14 17:02                   ` Hector Martin
2021-10-15 11:26                   ` Ulf Hansson
2021-10-15 11:26                     ` Ulf Hansson
2021-10-11 16:57 ` [RFC PATCH 5/9] PM: domains: Add of_genpd_add_provider_simple_noclk() Hector Martin
2021-10-11 16:57   ` Hector Martin
2021-10-11 16:57 ` [RFC PATCH 6/9] memory: apple: Add apple-mcc driver to manage MCC perf in Apple SoCs Hector Martin
2021-10-11 16:57   ` Hector Martin
2021-10-12  7:24   ` kernel test robot
2021-10-12  9:19   ` Krzysztof Kozlowski
2021-10-12  9:19     ` Krzysztof Kozlowski
2021-10-14  6:59     ` Hector Martin
2021-10-14  6:59       ` Hector Martin
2021-10-14  7:36       ` Krzysztof Kozlowski
2021-10-14  7:36         ` Krzysztof Kozlowski
2021-10-14  7:52         ` Hector Martin
2021-10-14  7:52           ` Hector Martin
2021-10-14  8:04           ` Krzysztof Kozlowski
2021-10-14  8:04             ` Krzysztof Kozlowski
2021-10-14  8:31             ` Hector Martin
2021-10-14  8:31               ` Hector Martin
2021-10-11 16:57 ` [RFC PATCH 7/9] clk: apple: Add clk-apple-cluster driver to manage CPU p-states Hector Martin
2021-10-11 16:57   ` Hector Martin
2021-10-13  3:45   ` kernel test robot
2021-10-14 22:07   ` Stephen Boyd [this message]
2021-10-17  9:16     ` Hector Martin
2021-10-17  9:16       ` Hector Martin
2021-10-11 16:57 ` [RFC PATCH 8/9] arm64: apple: Select MEMORY and APPLE_MCC Hector Martin
2021-10-11 16:57   ` Hector Martin
2021-10-11 16:57 ` [RFC PATCH 9/9] arm64: apple: Add CPU frequency scaling support for t8103 Hector Martin
2021-10-11 16:57   ` Hector Martin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=163424925931.1688384.9647104000291025081@swboyd.mtv.corp.google.com \
    --to=sboyd@kernel.org \
    --cc=alyssa@rosenzweig.io \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=khilman@kernel.org \
    --cc=krzysztof.kozlowski@canonical.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=marcan@marcan.st \
    --cc=mark.kettenis@xs4all.nl \
    --cc=maz@kernel.org \
    --cc=mturquette@baylibre.com \
    --cc=nm@ti.com \
    --cc=rafael@kernel.org \
    --cc=robh+dt@kernel.org \
    --cc=sven@svenpeter.dev \
    --cc=ulf.hansson@linaro.org \
    --cc=vireshk@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.