All of lore.kernel.org
 help / color / mirror / Atom feed
From: Michael Roth <michael.roth@amd.com>
To: <qemu-devel@nongnu.org>
Cc: Richard Henderson <richard.henderson@linaro.org>
Subject: [ANNOUNCE] QEMU 7.1.0 is now available
Date: Tue, 30 Aug 2022 17:53:33 -0500	[thread overview]
Message-ID: <166190001339.271991.6991052484622099743@amd.com> (raw)

Hello,

On behalf of the QEMU Team, I'd like to announce the availability of
the QEMU 7.1.0 release. This release contains 2800+ commits from 238
authors.

You can grab the tarball from our download page here:

  https://www.qemu.org/download/#source

The full list of changes are available at:

  https://wiki.qemu.org/ChangeLog/7.1

Highlights include:

 * Live migration: support for zero-copy-send on Linux
 * QMP: new options for exporting NBD images with dirty bitmaps via
   'block-export-add' command
 * QMP: new 'query-stats' and 'query-stats-schema' commands for
   retrieving statistics from various QEMU subsystems
 * QEMU guest agent: improved Solaris support, new commands
   'guest-get-diskstats'/'guest-get-cpustats', 'guest-get-disks' now
   reports NVMe SMART information, and 'guest-get-fsinfo' now reports
   NVMe bus-type

 * ARM: emulation support for new machine types: Aspeed AST1030 SoC,
   Qaulcomm, and fby35 (AST2600 / AST1030)
 * ARM: emulation support for Cortex-A76 and Neoverse-N1 CPUs
 * ARM: emulation support for Scalable Matrix Extensions, cache
   speculation control, RAS, and many other CPU extensions
 * ARM: 'virt' board now supports emulation of GICv4.0
 * HPPA: new SeaBIOS v6 firmware with support for PS/2 keyboard in
   boot menu when running with GTK UI, improved serial port emulation,
   and additional STI text fonts
 * LoongArch: initial support for LoongArch64 architecture, Loongson
   3A5000 multiprocessor SoC, and the Loongson 7A1000 host bridge
 * MIPS: Nios2 board (-machine 10m50-ghrd) now support Vectored
   Interrupt Controller, shadow register sets, and improved exception
   handling
 * OpenRISC: 'or1k-sim' machine now support 4 16550A UART serial devices
   instead of 1
 * RISC-V: new ISA extensions with support for privileged spec version
   1.12.0, software access to MIP SEIP, Sdtrig extension, vector
   extension improvements, native debug, PMU improvements, and many
   other features and miscellaneous fixes/improvements
 * RISC-V: 'virt' board now supports TPM
 * RISC-V: 'OpenTitan' board now supports Ibex SPI
 * s390x: emulation support for s390x Vector-Enhancements Facility 2
 * s390x: s390-ccw BIOS now supports booting from drives with non-512
   sector sizes
 * x86: virtualization support for architectural LBRs
 * Xtensa: support for lx106 core and cache testing opcodes

 * and lots more...

Thank you to everyone involved!


             reply	other threads:[~2022-08-30 23:02 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-08-30 22:53 Michael Roth [this message]
2022-08-31  1:21 ` Fwd: [ANNOUNCE] QEMU 7.1.0 is now available Joel Stanley
2022-08-31 20:45   ` Anthony Jenkins

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=166190001339.271991.6991052484622099743@amd.com \
    --to=michael.roth@amd.com \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.