From mboxrd@z Thu Jan 1 00:00:00 1970 From: "Dr. Philipp Tomsich" Subject: Re: [PATCH 2/8] configs: rockchip: Enable the ROCKCHIP_SARADC config Date: Wed, 13 Sep 2017 12:20:26 +0200 Message-ID: <18B5183D-1F9D-4279-A85A-5355B709A1C6@theobroma-systems.com> References: <1505297379-12638-1-git-send-email-david.wu@rock-chips.com> <1505297379-12638-3-git-send-email-david.wu@rock-chips.com> Mime-Version: 1.0 (Mac OS X Mail 10.3 \(3273\)) Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <1505297379-12638-3-git-send-email-david.wu@rock-chips.com> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" To: David Wu Cc: huangtao@rock-chips.com, u-boot@lists.denx.de, zhangqing@rock-chips.com, linux-rockchip@lists.infradead.org, p.marczak@samsung.com, andy.yan@rock-chips.com, chenjh@rock-chips.com List-Id: linux-rockchip.vger.kernel.org Cj4gT24gMTMgU2VwIDIwMTcsIGF0IDEyOjA5LCBEYXZpZCBXdSA8ZGF2aWQud3VAcm9jay1jaGlw cy5jb20+IHdyb3RlOgo+IAo+IEV4Y2VwdCBmb3IgMzAzNiBhbmQgMzIyOCBTb2NzLCB3aGljaCBk b24ndCBzdXBwb3J0IFNhcmFkYywKPiBlbmFibGUgdGhlIFJPQ0tDSElQX1NBUkFEQyBjb25maWcg YXQgdGhlIG90aGVyIFNvY3MnIGRlZmNvbmZpZy4KClBsZWFzZSB1c2UgYW4g4oCYaW1wbHnigJkg aW4gdGhlIEtjb25maWcgZm9yIHRoZSB2YXJpb3VzIFNvQ3MgKG9yIHBvc3NpYmx5CmV2ZW4gdGhl IGVudGlyZSBzdWItYXJjaGl0ZWN0dXJlKSBvciBhICJkZWZhdWx0IHkgaWYg4oCm4oCdLgoKR2l2 ZW4gdGhhdCB0aGlzIGlzIGEgRE0tZW5hYmxlZCBkcml2ZXIsIHRoZXJlIGlzIG5vIGhhcm0gaW4g Y29tcGlsaW5nCml0IGluLCBldmVuIGlmIGEgZ2l2ZW4gYm9hcmQgZG9lcyBub3QgdXNlIGl0LiAg VGhpcyBzaG91bGQgbWFrZSBkZWZjb25maWcKY2hhbmdlcyB1bm5lY2Vzc2FyeSAodW5sZXNzIHNv bWVvbmUgcmVhbGx5IG5lZWRzIHRvIG92ZXJyaWRlIHRoZQppbXBsaWVkIHNldHRpbmcpLgoKPiBT aWduZWQtb2ZmLWJ5OiBEYXZpZCBXdSA8ZGF2aWQud3VAcm9jay1jaGlwcy5jb20+Cj4gLS0tCj4g Y29uZmlncy9ldmItcmszMjg4X2RlZmNvbmZpZyAgICAgIHwgMiArKwo+IGNvbmZpZ3MvZXZiLXJr MzMyOF9kZWZjb25maWcgICAgICB8IDIgKysKPiBjb25maWdzL2V2Yi1yazMzOTlfZGVmY29uZmln ICAgICAgfCAyICsrCj4gY29uZmlncy9ldmItcnYxMTA4X2RlZmNvbmZpZyAgICAgIHwgMiArKwo+ IGNvbmZpZ3MvZmVubmVjLXJrMzI4OF9kZWZjb25maWcgICB8IDIgKysKPiBjb25maWdzL2ZpcmVm bHktcmszMjg4X2RlZmNvbmZpZyAgfCAyICsrCj4gY29uZmlncy9maXJlZmx5LXJrMzM5OV9kZWZj b25maWcgIHwgMiArKwo+IGNvbmZpZ3MvbGlvbi1yazMzNjhfZGVmY29uZmlnICAgICB8IDIgKysK PiBjb25maWdzL21pcWktcmszMjg4X2RlZmNvbmZpZyAgICAgfCAyICsrCj4gY29uZmlncy9waHlj b3JlLXJrMzI4OF9kZWZjb25maWcgIHwgMiArKwo+IGNvbmZpZ3MvcG9wbWV0YWwtcmszMjg4X2Rl ZmNvbmZpZyB8IDIgKysKPiBjb25maWdzL3B1bWEtcmszMzk5X2RlZmNvbmZpZyAgICAgfCAyICsr Cj4gY29uZmlncy9zaGVlcC1yazMzNjhfZGVmY29uZmlnICAgIHwgMiArKwo+IGNvbmZpZ3MvdGlu a2VyLXJrMzI4OF9kZWZjb25maWcgICB8IDIgKysKPiAxNCBmaWxlcyBjaGFuZ2VkLCAyOCBpbnNl cnRpb25zKCspCj4gCj4gZGlmZiAtLWdpdCBhL2NvbmZpZ3MvZXZiLXJrMzI4OF9kZWZjb25maWcg Yi9jb25maWdzL2V2Yi1yazMyODhfZGVmY29uZmlnCj4gaW5kZXggNTI5NGJhOS4uZjA5Yjc2OSAx MDA2NDQKPiAtLS0gYS9jb25maWdzL2V2Yi1yazMyODhfZGVmY29uZmlnCj4gKysrIGIvY29uZmln cy9ldmItcmszMjg4X2RlZmNvbmZpZwo+IEBAIC0zNyw2ICszNyw4IEBAIENPTkZJR19SRUdNQVA9 eQo+IENPTkZJR19TUExfUkVHTUFQPXkKPiBDT05GSUdfU1lTQ09OPXkKPiBDT05GSUdfU1BMX1NZ U0NPTj15Cj4gK0NPTkZJR19BREM9eQo+ICtDT05GSUdfU0FSQURDX1JPQ0tDSElQPXkKPiBDT05G SUdfQ0xLPXkKPiBDT05GSUdfU1BMX0NMSz15Cj4gQ09ORklHX1JPQ0tDSElQX0dQSU89eQo+IGRp ZmYgLS1naXQgYS9jb25maWdzL2V2Yi1yazMzMjhfZGVmY29uZmlnIGIvY29uZmlncy9ldmItcmsz MzI4X2RlZmNvbmZpZwo+IGluZGV4IDdiZWMwMDEuLmI0NGIwMjkgMTAwNjQ0Cj4gLS0tIGEvY29u Zmlncy9ldmItcmszMzI4X2RlZmNvbmZpZwo+ICsrKyBiL2NvbmZpZ3MvZXZiLXJrMzMyOF9kZWZj b25maWcKPiBAQCAtMjAsNiArMjAsOCBAQCBDT05GSUdfQ01EX1RJTUU9eQo+IENPTkZJR19FTlZf SVNfSU5fTU1DPXkKPiBDT05GSUdfUkVHTUFQPXkKPiBDT05GSUdfU1lTQ09OPXkKPiArQ09ORklH X0FEQz15Cj4gK0NPTkZJR19TQVJBRENfUk9DS0NISVA9eQo+IENPTkZJR19DTEs9eQo+IENPTkZJ R19ST0NLQ0hJUF9HUElPPXkKPiBDT05GSUdfTU1DX0RXPXkKPiBkaWZmIC0tZ2l0IGEvY29uZmln cy9ldmItcmszMzk5X2RlZmNvbmZpZyBiL2NvbmZpZ3MvZXZiLXJrMzM5OV9kZWZjb25maWcKPiBp bmRleCA3YTBiZDRhLi42ZDBkMWEwIDEwMDY0NAo+IC0tLSBhL2NvbmZpZ3MvZXZiLXJrMzM5OV9k ZWZjb25maWcKPiArKysgYi9jb25maWdzL2V2Yi1yazMzOTlfZGVmY29uZmlnCj4gQEAgLTMwLDYg KzMwLDggQEAgQ09ORklHX1JFR01BUD15Cj4gQ09ORklHX1NQTF9SRUdNQVA9eQo+IENPTkZJR19T WVNDT049eQo+IENPTkZJR19TUExfU1lTQ09OPXkKPiArQ09ORklHX0FEQz15Cj4gK0NPTkZJR19T QVJBRENfUk9DS0NISVA9eQo+IENPTkZJR19DTEs9eQo+IENPTkZJR19TUExfQ0xLPXkKPiBDT05G SUdfUk9DS0NISVBfR1BJTz15Cj4gZGlmZiAtLWdpdCBhL2NvbmZpZ3MvZXZiLXJ2MTEwOF9kZWZj b25maWcgYi9jb25maWdzL2V2Yi1ydjExMDhfZGVmY29uZmlnCj4gaW5kZXggYWI0Mjc2YS4uMzI3 ODEwNCAxMDA2NDQKPiAtLS0gYS9jb25maWdzL2V2Yi1ydjExMDhfZGVmY29uZmlnCj4gKysrIGIv Y29uZmlncy9ldmItcnYxMTA4X2RlZmNvbmZpZwo+IEBAIC0xMyw2ICsxMyw4IEBAIENPTkZJR19D TURfVElNRT15Cj4gQ09ORklHX05FVF9SQU5ET01fRVRIQUREUj15Cj4gQ09ORklHX1JFR01BUD15 Cj4gQ09ORklHX1NZU0NPTj15Cj4gK0NPTkZJR19BREM9eQo+ICtDT05GSUdfU0FSQURDX1JPQ0tD SElQPXkKPiBDT05GSUdfQ0xLPXkKPiBDT05GSUdfUk9DS0NISVBfR1BJTz15Cj4gQ09ORklHX1NZ U19JMkNfUk9DS0NISVA9eQo+IGRpZmYgLS1naXQgYS9jb25maWdzL2Zlbm5lYy1yazMyODhfZGVm Y29uZmlnIGIvY29uZmlncy9mZW5uZWMtcmszMjg4X2RlZmNvbmZpZwo+IGluZGV4IDk2YTA3ZGUu LjkxMzg0OWUgMTAwNjQ0Cj4gLS0tIGEvY29uZmlncy9mZW5uZWMtcmszMjg4X2RlZmNvbmZpZwo+ ICsrKyBiL2NvbmZpZ3MvZmVubmVjLXJrMzI4OF9kZWZjb25maWcKPiBAQCAtNDAsNiArNDAsOCBA QCBDT05GSUdfU1BMX1JFR01BUD15Cj4gQ09ORklHX1NZU0NPTj15Cj4gQ09ORklHX1NQTF9TWVND T049eQo+ICMgQ09ORklHX1NQTF9TSU1QTEVfQlVTIGlzIG5vdCBzZXQKPiArQ09ORklHX0FEQz15 Cj4gK0NPTkZJR19TQVJBRENfUk9DS0NISVA9eQo+IENPTkZJR19DTEs9eQo+IENPTkZJR19TUExf Q0xLPXkKPiBDT05GSUdfUk9DS0NISVBfR1BJTz15Cj4gZGlmZiAtLWdpdCBhL2NvbmZpZ3MvZmly ZWZseS1yazMyODhfZGVmY29uZmlnIGIvY29uZmlncy9maXJlZmx5LXJrMzI4OF9kZWZjb25maWcK PiBpbmRleCA4MmRhNjAxLi43NWY4Y2RiIDEwMDY0NAo+IC0tLSBhL2NvbmZpZ3MvZmlyZWZseS1y azMyODhfZGVmY29uZmlnCj4gKysrIGIvY29uZmlncy9maXJlZmx5LXJrMzI4OF9kZWZjb25maWcK PiBAQCAtNDAsNiArNDAsOCBAQCBDT05GSUdfU1BMX1JFR01BUD15Cj4gQ09ORklHX1NZU0NPTj15 Cj4gQ09ORklHX1NQTF9TWVNDT049eQo+ICMgQ09ORklHX1NQTF9TSU1QTEVfQlVTIGlzIG5vdCBz ZXQKPiArQ09ORklHX0FEQz15Cj4gK0NPTkZJR19TQVJBRENfUk9DS0NISVA9eQo+IENPTkZJR19D TEs9eQo+IENPTkZJR19TUExfQ0xLPXkKPiBDT05GSUdfUk9DS0NISVBfR1BJTz15Cj4gZGlmZiAt LWdpdCBhL2NvbmZpZ3MvZmlyZWZseS1yazMzOTlfZGVmY29uZmlnIGIvY29uZmlncy9maXJlZmx5 LXJrMzM5OV9kZWZjb25maWcKPiBpbmRleCA5NGI5MjA5Li5lOWU0MzI0IDEwMDY0NAo+IC0tLSBh L2NvbmZpZ3MvZmlyZWZseS1yazMzOTlfZGVmY29uZmlnCj4gKysrIGIvY29uZmlncy9maXJlZmx5 LXJrMzM5OV9kZWZjb25maWcKPiBAQCAtMzAsNiArMzAsOCBAQCBDT05GSUdfUkVHTUFQPXkKPiBD T05GSUdfU1BMX1JFR01BUD15Cj4gQ09ORklHX1NZU0NPTj15Cj4gQ09ORklHX1NQTF9TWVNDT049 eQo+ICtDT05GSUdfQURDPXkKPiArQ09ORklHX1NBUkFEQ19ST0NLQ0hJUD15Cj4gQ09ORklHX0NM Sz15Cj4gQ09ORklHX1NQTF9DTEs9eQo+IENPTkZJR19ST0NLQ0hJUF9HUElPPXkKPiBkaWZmIC0t Z2l0IGEvY29uZmlncy9saW9uLXJrMzM2OF9kZWZjb25maWcgYi9jb25maWdzL2xpb24tcmszMzY4 X2RlZmNvbmZpZwo+IGluZGV4IDQ1YTEyYTguLjVlZjZkNGIgMTAwNjQ0Cj4gLS0tIGEvY29uZmln cy9saW9uLXJrMzM2OF9kZWZjb25maWcKPiArKysgYi9jb25maWdzL2xpb24tcmszMzY4X2RlZmNv bmZpZwo+IEBAIC01Miw2ICs1Miw4IEBAIENPTkZJR19UUExfUkVHTUFQPXkKPiBDT05GSUdfU1lT Q09OPXkKPiBDT05GSUdfU1BMX1NZU0NPTj15Cj4gQ09ORklHX1RQTF9TWVNDT049eQo+ICtDT05G SUdfQURDPXkKPiArQ09ORklHX1NBUkFEQ19ST0NLQ0hJUD15Cj4gQ09ORklHX0NMSz15Cj4gQ09O RklHX1NQTF9DTEs9eQo+IENPTkZJR19UUExfQ0xLPXkKPiBkaWZmIC0tZ2l0IGEvY29uZmlncy9t aXFpLXJrMzI4OF9kZWZjb25maWcgYi9jb25maWdzL21pcWktcmszMjg4X2RlZmNvbmZpZwo+IGlu ZGV4IGIwNDM3ZTEuLjc4MjU0NjcgMTAwNjQ0Cj4gLS0tIGEvY29uZmlncy9taXFpLXJrMzI4OF9k ZWZjb25maWcKPiArKysgYi9jb25maWdzL21pcWktcmszMjg4X2RlZmNvbmZpZwo+IEBAIC00MCw2 ICs0MCw4IEBAIENPTkZJR19TUExfUkVHTUFQPXkKPiBDT05GSUdfU1lTQ09OPXkKPiBDT05GSUdf U1BMX1NZU0NPTj15Cj4gIyBDT05GSUdfU1BMX1NJTVBMRV9CVVMgaXMgbm90IHNldAo+ICtDT05G SUdfQURDPXkKPiArQ09ORklHX1NBUkFEQ19ST0NLQ0hJUD15Cj4gQ09ORklHX0NMSz15Cj4gQ09O RklHX1NQTF9DTEs9eQo+IENPTkZJR19ST0NLQ0hJUF9HUElPPXkKPiBkaWZmIC0tZ2l0IGEvY29u Zmlncy9waHljb3JlLXJrMzI4OF9kZWZjb25maWcgYi9jb25maWdzL3BoeWNvcmUtcmszMjg4X2Rl ZmNvbmZpZwo+IGluZGV4IDkzZWUzNTMuLjkxMTYwMGQgMTAwNjQ0Cj4gLS0tIGEvY29uZmlncy9w aHljb3JlLXJrMzI4OF9kZWZjb25maWcKPiArKysgYi9jb25maWdzL3BoeWNvcmUtcmszMjg4X2Rl ZmNvbmZpZwo+IEBAIC00Miw2ICs0Miw4IEBAIENPTkZJR19TUExfUkVHTUFQPXkKPiBDT05GSUdf U1lTQ09OPXkKPiBDT05GSUdfU1BMX1NZU0NPTj15Cj4gIyBDT05GSUdfU1BMX1NJTVBMRV9CVVMg aXMgbm90IHNldAo+ICtDT05GSUdfQURDPXkKPiArQ09ORklHX1NBUkFEQ19ST0NLQ0hJUD15Cj4g Q09ORklHX0NMSz15Cj4gQ09ORklHX1NQTF9DTEs9eQo+IENPTkZJR19ST0NLQ0hJUF9HUElPPXkK PiBkaWZmIC0tZ2l0IGEvY29uZmlncy9wb3BtZXRhbC1yazMyODhfZGVmY29uZmlnIGIvY29uZmln cy9wb3BtZXRhbC1yazMyODhfZGVmY29uZmlnCj4gaW5kZXggNWU5OWY5Yy4uOWY1ZDc4ZCAxMDA2 NDQKPiAtLS0gYS9jb25maWdzL3BvcG1ldGFsLXJrMzI4OF9kZWZjb25maWcKPiArKysgYi9jb25m aWdzL3BvcG1ldGFsLXJrMzI4OF9kZWZjb25maWcKPiBAQCAtNDAsNiArNDAsOCBAQCBDT05GSUdf U1BMX1JFR01BUD15Cj4gQ09ORklHX1NZU0NPTj15Cj4gQ09ORklHX1NQTF9TWVNDT049eQo+ICMg Q09ORklHX1NQTF9TSU1QTEVfQlVTIGlzIG5vdCBzZXQKPiArQ09ORklHX0FEQz15Cj4gK0NPTkZJ R19TQVJBRENfUk9DS0NISVA9eQo+IENPTkZJR19DTEs9eQo+IENPTkZJR19TUExfQ0xLPXkKPiBD T05GSUdfUk9DS0NISVBfR1BJTz15Cj4gZGlmZiAtLWdpdCBhL2NvbmZpZ3MvcHVtYS1yazMzOTlf ZGVmY29uZmlnIGIvY29uZmlncy9wdW1hLXJrMzM5OV9kZWZjb25maWcKPiBpbmRleCAxYmFkZjgw Li43OTI5YTY5IDEwMDY0NAo+IC0tLSBhL2NvbmZpZ3MvcHVtYS1yazMzOTlfZGVmY29uZmlnCj4g KysrIGIvY29uZmlncy9wdW1hLXJrMzM5OV9kZWZjb25maWcKPiBAQCAtNDEsNiArNDEsOCBAQCBD T05GSUdfUkVHTUFQPXkKPiBDT05GSUdfU1BMX1JFR01BUD15Cj4gQ09ORklHX1NZU0NPTj15Cj4g Q09ORklHX1NQTF9TWVNDT049eQo+ICtDT05GSUdfQURDPXkKPiArQ09ORklHX1NBUkFEQ19ST0NL Q0hJUD15Cj4gQ09ORklHX0NMSz15Cj4gQ09ORklHX1NQTF9DTEs9eQo+IENPTkZJR19ST0NLQ0hJ UF9HUElPPXkKPiBkaWZmIC0tZ2l0IGEvY29uZmlncy9zaGVlcC1yazMzNjhfZGVmY29uZmlnIGIv Y29uZmlncy9zaGVlcC1yazMzNjhfZGVmY29uZmlnCj4gaW5kZXggYjg2MmExNC4uZDQ4NzdkMyAx MDA2NDQKPiAtLS0gYS9jb25maWdzL3NoZWVwLXJrMzM2OF9kZWZjb25maWcKPiArKysgYi9jb25m aWdzL3NoZWVwLXJrMzM2OF9kZWZjb25maWcKPiBAQCAtMTAsNiArMTAsOCBAQCBDT05GSUdfQU5E Uk9JRF9CT09UX0lNQUdFPXkKPiBDT05GSUdfQ01EX01NQz15Cj4gQ09ORklHX1JFR01BUD15Cj4g Q09ORklHX1NZU0NPTj15Cj4gK0NPTkZJR19BREM9eQo+ICtDT05GSUdfU0FSQURDX1JPQ0tDSElQ PXkKPiBDT05GSUdfQ0xLPXkKPiBDT05GSUdfTU1DX0RXPXkKPiBDT05GSUdfTU1DX0RXX1JPQ0tD SElQPXkKPiBkaWZmIC0tZ2l0IGEvY29uZmlncy90aW5rZXItcmszMjg4X2RlZmNvbmZpZyBiL2Nv bmZpZ3MvdGlua2VyLXJrMzI4OF9kZWZjb25maWcKPiBpbmRleCAwMGUyZDgxLi5lN2ViYTEwIDEw MDY0NAo+IC0tLSBhL2NvbmZpZ3MvdGlua2VyLXJrMzI4OF9kZWZjb25maWcKPiArKysgYi9jb25m aWdzL3Rpbmtlci1yazMyODhfZGVmY29uZmlnCj4gQEAgLTQxLDYgKzQxLDggQEAgQ09ORklHX1NQ TF9SRUdNQVA9eQo+IENPTkZJR19TWVNDT049eQo+IENPTkZJR19TUExfU1lTQ09OPXkKPiAjIENP TkZJR19TUExfU0lNUExFX0JVUyBpcyBub3Qgc2V0Cj4gK0NPTkZJR19BREM9eQo+ICtDT05GSUdf U0FSQURDX1JPQ0tDSElQPXkKPiBDT05GSUdfQ0xLPXkKPiBDT05GSUdfU1BMX0NMSz15Cj4gQ09O RklHX1JPQ0tDSElQX0dQSU89eQo+IC0tIAo+IDIuNy40Cj4gCj4gCgpfX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpVLUJvb3QgbWFpbGluZyBsaXN0ClUtQm9v dEBsaXN0cy5kZW54LmRlCmh0dHBzOi8vbGlzdHMuZGVueC5kZS9saXN0aW5mby91LWJvb3QK From mboxrd@z Thu Jan 1 00:00:00 1970 From: Dr. Philipp Tomsich Date: Wed, 13 Sep 2017 12:20:26 +0200 Subject: [U-Boot] [PATCH 2/8] configs: rockchip: Enable the ROCKCHIP_SARADC config In-Reply-To: <1505297379-12638-3-git-send-email-david.wu@rock-chips.com> References: <1505297379-12638-1-git-send-email-david.wu@rock-chips.com> <1505297379-12638-3-git-send-email-david.wu@rock-chips.com> Message-ID: <18B5183D-1F9D-4279-A85A-5355B709A1C6@theobroma-systems.com> List-Id: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit To: u-boot@lists.denx.de > On 13 Sep 2017, at 12:09, David Wu wrote: > > Except for 3036 and 3228 Socs, which don't support Saradc, > enable the ROCKCHIP_SARADC config at the other Socs' defconfig. Please use an ‘imply’ in the Kconfig for the various SoCs (or possibly even the entire sub-architecture) or a "default y if …”. Given that this is a DM-enabled driver, there is no harm in compiling it in, even if a given board does not use it. This should make defconfig changes unnecessary (unless someone really needs to override the implied setting). > Signed-off-by: David Wu > --- > configs/evb-rk3288_defconfig | 2 ++ > configs/evb-rk3328_defconfig | 2 ++ > configs/evb-rk3399_defconfig | 2 ++ > configs/evb-rv1108_defconfig | 2 ++ > configs/fennec-rk3288_defconfig | 2 ++ > configs/firefly-rk3288_defconfig | 2 ++ > configs/firefly-rk3399_defconfig | 2 ++ > configs/lion-rk3368_defconfig | 2 ++ > configs/miqi-rk3288_defconfig | 2 ++ > configs/phycore-rk3288_defconfig | 2 ++ > configs/popmetal-rk3288_defconfig | 2 ++ > configs/puma-rk3399_defconfig | 2 ++ > configs/sheep-rk3368_defconfig | 2 ++ > configs/tinker-rk3288_defconfig | 2 ++ > 14 files changed, 28 insertions(+) > > diff --git a/configs/evb-rk3288_defconfig b/configs/evb-rk3288_defconfig > index 5294ba9..f09b769 100644 > --- a/configs/evb-rk3288_defconfig > +++ b/configs/evb-rk3288_defconfig > @@ -37,6 +37,8 @@ CONFIG_REGMAP=y > CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/evb-rk3328_defconfig b/configs/evb-rk3328_defconfig > index 7bec001..b44b029 100644 > --- a/configs/evb-rk3328_defconfig > +++ b/configs/evb-rk3328_defconfig > @@ -20,6 +20,8 @@ CONFIG_CMD_TIME=y > CONFIG_ENV_IS_IN_MMC=y > CONFIG_REGMAP=y > CONFIG_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_ROCKCHIP_GPIO=y > CONFIG_MMC_DW=y > diff --git a/configs/evb-rk3399_defconfig b/configs/evb-rk3399_defconfig > index 7a0bd4a..6d0d1a0 100644 > --- a/configs/evb-rk3399_defconfig > +++ b/configs/evb-rk3399_defconfig > @@ -30,6 +30,8 @@ CONFIG_REGMAP=y > CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/evb-rv1108_defconfig b/configs/evb-rv1108_defconfig > index ab4276a..3278104 100644 > --- a/configs/evb-rv1108_defconfig > +++ b/configs/evb-rv1108_defconfig > @@ -13,6 +13,8 @@ CONFIG_CMD_TIME=y > CONFIG_NET_RANDOM_ETHADDR=y > CONFIG_REGMAP=y > CONFIG_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_ROCKCHIP_GPIO=y > CONFIG_SYS_I2C_ROCKCHIP=y > diff --git a/configs/fennec-rk3288_defconfig b/configs/fennec-rk3288_defconfig > index 96a07de..913849e 100644 > --- a/configs/fennec-rk3288_defconfig > +++ b/configs/fennec-rk3288_defconfig > @@ -40,6 +40,8 @@ CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > # CONFIG_SPL_SIMPLE_BUS is not set > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/firefly-rk3288_defconfig b/configs/firefly-rk3288_defconfig > index 82da601..75f8cdb 100644 > --- a/configs/firefly-rk3288_defconfig > +++ b/configs/firefly-rk3288_defconfig > @@ -40,6 +40,8 @@ CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > # CONFIG_SPL_SIMPLE_BUS is not set > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/firefly-rk3399_defconfig b/configs/firefly-rk3399_defconfig > index 94b9209..e9e4324 100644 > --- a/configs/firefly-rk3399_defconfig > +++ b/configs/firefly-rk3399_defconfig > @@ -30,6 +30,8 @@ CONFIG_REGMAP=y > CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/lion-rk3368_defconfig b/configs/lion-rk3368_defconfig > index 45a12a8..5ef6d4b 100644 > --- a/configs/lion-rk3368_defconfig > +++ b/configs/lion-rk3368_defconfig > @@ -52,6 +52,8 @@ CONFIG_TPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > CONFIG_TPL_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_TPL_CLK=y > diff --git a/configs/miqi-rk3288_defconfig b/configs/miqi-rk3288_defconfig > index b0437e1..7825467 100644 > --- a/configs/miqi-rk3288_defconfig > +++ b/configs/miqi-rk3288_defconfig > @@ -40,6 +40,8 @@ CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > # CONFIG_SPL_SIMPLE_BUS is not set > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/phycore-rk3288_defconfig b/configs/phycore-rk3288_defconfig > index 93ee353..911600d 100644 > --- a/configs/phycore-rk3288_defconfig > +++ b/configs/phycore-rk3288_defconfig > @@ -42,6 +42,8 @@ CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > # CONFIG_SPL_SIMPLE_BUS is not set > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/popmetal-rk3288_defconfig b/configs/popmetal-rk3288_defconfig > index 5e99f9c..9f5d78d 100644 > --- a/configs/popmetal-rk3288_defconfig > +++ b/configs/popmetal-rk3288_defconfig > @@ -40,6 +40,8 @@ CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > # CONFIG_SPL_SIMPLE_BUS is not set > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/puma-rk3399_defconfig b/configs/puma-rk3399_defconfig > index 1badf80..7929a69 100644 > --- a/configs/puma-rk3399_defconfig > +++ b/configs/puma-rk3399_defconfig > @@ -41,6 +41,8 @@ CONFIG_REGMAP=y > CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > diff --git a/configs/sheep-rk3368_defconfig b/configs/sheep-rk3368_defconfig > index b862a14..d4877d3 100644 > --- a/configs/sheep-rk3368_defconfig > +++ b/configs/sheep-rk3368_defconfig > @@ -10,6 +10,8 @@ CONFIG_ANDROID_BOOT_IMAGE=y > CONFIG_CMD_MMC=y > CONFIG_REGMAP=y > CONFIG_SYSCON=y > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_MMC_DW=y > CONFIG_MMC_DW_ROCKCHIP=y > diff --git a/configs/tinker-rk3288_defconfig b/configs/tinker-rk3288_defconfig > index 00e2d81..e7eba10 100644 > --- a/configs/tinker-rk3288_defconfig > +++ b/configs/tinker-rk3288_defconfig > @@ -41,6 +41,8 @@ CONFIG_SPL_REGMAP=y > CONFIG_SYSCON=y > CONFIG_SPL_SYSCON=y > # CONFIG_SPL_SIMPLE_BUS is not set > +CONFIG_ADC=y > +CONFIG_SARADC_ROCKCHIP=y > CONFIG_CLK=y > CONFIG_SPL_CLK=y > CONFIG_ROCKCHIP_GPIO=y > -- > 2.7.4 > >