From: Qinglin Pan <panqinglin2020@iscas.ac.cn>
To: Conor Dooley <conor@kernel.org>, Qinglin Pan <panqinglin00@gmail.com>
Cc: paul.walmsley@sifive.com, palmer@dabbelt.com,
linux-riscv@lists.infradead.org, jeff@riscv.org,
xuyinan@ict.ac.cn, ajones@ventanamicro.com
Subject: Re: [PATCH v14 1/3] riscv: mm: modify pte format for Svnapot
Date: Wed, 8 Mar 2023 19:34:06 +0800 [thread overview]
Message-ID: <1cb7e7c4-3444-a643-8e11-2f280262004a@iscas.ac.cn> (raw)
In-Reply-To: <42440bf0-f329-41c4-9e44-e0711b7ab23f@spud>
On 3/8/23 5:09 PM, Conor Dooley wrote:
> On Wed, Mar 08, 2023 at 03:48:51PM +0800, Qinglin Pan wrote:
>> From: Qinglin Pan <panqinglin2020@iscas.ac.cn>
>>
>> Add one alternative to enable/disable svnapot support, enable this static
>> key when "svnapot" is in the "riscv,isa" field of fdt and SVNAPOT compile
>> option is set. It will influence the behavior of has_svnapot. All code
>> dependent on svnapot should make sure that has_svnapot return true firstly.
>>
>> Modify PTE definition for Svnapot, and creates some functions in pgtable.h
>> to mark a PTE as napot and check if it is a Svnapot PTE. Until now, only
>> 64KB napot size is supported in spec, so some macros has only 64KB version.
>>
>> Signed-off-by: Qinglin Pan <panqinglin00@gmail.com>
>> Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
>> diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h
>> index e3021b2590de..ba9f4650f051 100644
>> --- a/arch/riscv/include/asm/hwcap.h
>> +++ b/arch/riscv/include/asm/hwcap.h
>> @@ -42,9 +42,10 @@
>> #define RISCV_ISA_EXT_ZBB 30
>> #define RISCV_ISA_EXT_ZICBOM 31
>> #define RISCV_ISA_EXT_ZIHINTPAUSE 32
>> +#define RISCV_ISA_EXT_SVNAPOT 33
>>
>> #define RISCV_ISA_EXT_MAX 64
>
>> -#define RISCV_ISA_EXT_NAME_LEN_MAX 32
>> +#define RISCV_ISA_EXT_NAME_LEN_MAX 33
>
> I think this change is not needed.
Hi Conor,
You are right. I change this by mistake..
A v15 will be sent out two days later :)
Thanks,
Qinglin.
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2023-03-08 11:34 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-08 7:48 [PATCH v14 0/3] riscv, mm: detect svnapot cpu support at runtime Qinglin Pan
2023-03-08 7:48 ` [PATCH v14 1/3] riscv: mm: modify pte format for Svnapot Qinglin Pan
2023-03-08 9:09 ` Conor Dooley
2023-03-08 11:34 ` Qinglin Pan [this message]
2023-03-08 7:48 ` [PATCH v14 2/3] riscv: mm: support Svnapot in hugetlb page Qinglin Pan
2023-03-08 7:48 ` [PATCH v14 3/3] riscv: mm: support Svnapot in huge vmap Qinglin Pan
2023-03-15 1:40 ` [PATCH v14 0/3] riscv, mm: detect svnapot cpu support at runtime patchwork-bot+linux-riscv
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1cb7e7c4-3444-a643-8e11-2f280262004a@iscas.ac.cn \
--to=panqinglin2020@iscas.ac.cn \
--cc=ajones@ventanamicro.com \
--cc=conor@kernel.org \
--cc=jeff@riscv.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=panqinglin00@gmail.com \
--cc=paul.walmsley@sifive.com \
--cc=xuyinan@ict.ac.cn \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.