All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jarkko Nikula <jarkko.nikula-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>
To: Andy Shevchenko
	<andriy.shevchenko-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>,
	linux-spi-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Cc: Daniel Mack <daniel-cYrQPVfZoowdnm+yROfE0A@public.gmane.org>,
	Haojian Zhuang
	<haojian.zhuang-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
	Robert Jarzmik <robert.jarzmik-GANU6spQydw@public.gmane.org>,
	Mark Brown <broonie-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>
Subject: Re: [PATCH v2 1/1] spi: pxa2xx: Default thresholds to PXA configuration
Date: Wed, 7 Sep 2016 10:13:09 +0300	[thread overview]
Message-ID: <1da79ff4-b6e1-ff96-d2a2-8db0f43318d6@linux.intel.com> (raw)
In-Reply-To: <20160907011133.56465-1-andriy.shevchenko-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>

On 09/07/2016 04:11 AM, Andy Shevchenko wrote:
> Most of the devices in the supported list have PXA configuration of FIFO. In
> particularly Intel Merrifield has bigger FIFO, than it's defined for CE4100.
>
> Split CE4100 in the similar way how it was done for Intel Quark, i.e. prefix
> definitions by CE4100 and append necessary pieces of code to switch case
> conditions.
>
> Cc: Jarkko Nikula <jarkko.nikula-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>
> Signed-off-by: Andy Shevchenko <andriy.shevchenko-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>
> ---
> - convert SSCR1_CHANGE_MASK as well
>
>  drivers/spi/spi-pxa2xx.c   | 47 +++++++++++++++++++++++++++++++++++++++++-----
>  include/linux/pxa2xx_ssp.h | 20 ++++++++------------
>  2 files changed, 50 insertions(+), 17 deletions(-)
>
...
> -#ifdef CONFIG_ARCH_PXA
>  #define RX_THRESH_DFLT	8
>  #define TX_THRESH_DFLT	8
>
Does this removal and

> @@ -95,19 +94,16 @@
>  #define SSCR1_RFT	(0x00003c00)	/* Receive FIFO Threshold (mask) */
>  #define SSCR1_RxTresh(x) (((x) - 1) << 10) /* level [1..16] */
>
> -#else
> -
> -#define RX_THRESH_DFLT	2
> -#define TX_THRESH_DFLT	2
> +#define RX_THRESH_CE4100_DFLT	2
> +#define TX_THRESH_CE4100_DFLT	2
>
> -#define SSSR_TFL_MASK	(0x3 << 8)	/* Transmit FIFO Level mask */
> -#define SSSR_RFL_MASK	(0x3 << 12)	/* Receive FIFO Level mask */
> +#define CE4100_SSSR_TFL_MASK	(0x3 << 8)	/* Transmit FIFO Level mask */
> +#define CE4100_SSSR_RFL_MASK	(0x3 << 12)	/* Receive FIFO Level mask */
>
> -#define SSCR1_TFT	(0x000000c0)	/* Transmit FIFO Threshold (mask) */
> -#define SSCR1_TxTresh(x) (((x) - 1) << 6) /* level [1..4] */
> -#define SSCR1_RFT	(0x00000c00)	/* Receive FIFO Threshold (mask) */
> -#define SSCR1_RxTresh(x) (((x) - 1) << 10) /* level [1..4] */
> -#endif

these actually break other x86 platforms than CE4100 since thresholds, 
SSSR and SSCR1 definitions are different between PXA and others?

-- 
Jarkko
--
To unsubscribe from this list: send the line "unsubscribe linux-spi" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

  parent reply	other threads:[~2016-09-07  7:13 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-07  1:11 [PATCH v2 1/1] spi: pxa2xx: Default thresholds to PXA configuration Andy Shevchenko
     [not found] ` <20160907011133.56465-1-andriy.shevchenko-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>
2016-09-07  7:13   ` Jarkko Nikula [this message]
     [not found]     ` <1da79ff4-b6e1-ff96-d2a2-8db0f43318d6-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>
2016-09-07 11:39       ` Andy Shevchenko
2016-09-12 19:07   ` Applied "spi: pxa2xx: Default thresholds to PXA configuration" to the spi tree Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1da79ff4-b6e1-ff96-d2a2-8db0f43318d6@linux.intel.com \
    --to=jarkko.nikula-vuqaysv1563yd54fqh9/ca@public.gmane.org \
    --cc=andriy.shevchenko-VuQAYsv1563Yd54FQh9/CA@public.gmane.org \
    --cc=broonie-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
    --cc=daniel-cYrQPVfZoowdnm+yROfE0A@public.gmane.org \
    --cc=haojian.zhuang-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
    --cc=linux-spi-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
    --cc=robert.jarzmik-GANU6spQydw@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.