From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1MtEPE-0003ow-Uf
	for qemu-devel@nongnu.org; Thu, 01 Oct 2009 01:40:44 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1MtEP9-0003oM-J6
	for qemu-devel@nongnu.org; Thu, 01 Oct 2009 01:40:43 -0400
Received: from [199.232.76.173] (port=39733 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1MtEP9-0003oJ-AO
	for qemu-devel@nongnu.org; Thu, 01 Oct 2009 01:40:39 -0400
Received: from mx20.gnu.org ([199.232.41.8]:19944)
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <yamahata@valinux.co.jp>)
	id 1MtEP8-0004wu-SC
	for qemu-devel@nongnu.org; Thu, 01 Oct 2009 01:40:39 -0400
Received: from mail.valinux.co.jp ([210.128.90.3])
	by mx20.gnu.org with esmtp (Exim 4.60)
	(envelope-from <yamahata@valinux.co.jp>) id 1MtEP7-0007sc-V3
	for qemu-devel@nongnu.org; Thu, 01 Oct 2009 01:40:38 -0400
Date: Thu, 1 Oct 2009 14:40:32 +0900
From: Isaku Yamahata <yamahata@valinux.co.jp>
Subject: Re: [Qemu-devel] [PATCH 00/61] Q35 chip set and stuff.
Message-ID: <20091001054032.GR24813%yamahata@valinux.co.jp>
References: <1254305917-14784-1-git-send-email-yamahata@valinux.co.jp>
	<4AC34A38.3070904@aurel32.net>
Mime-Version: 1.0
Content-Type: text/plain; charset=euc-jp
Content-Disposition: inline
In-Reply-To: <4AC34A38.3070904@aurel32.net>
Content-Transfer-Encoding: quoted-printable
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Aurelien Jarno <aurelien@aurel32.net>
Cc: qemu-devel@nongnu.org

On Wed, Sep 30, 2009 at 02:08:24PM +0200, Aurelien Jarno wrote:
> Isaku Yamahata a =8F=AB=B1crit :
> > This patch set is for Q35 chipset(GMCH and ICH9) based PC.
>=20
> Nice work?
>=20
> Do you also plan to implement the GMA (integrated graphic card), and th=
e
> IOMMU with this chipset? If not it may be better to call it P35.

No for both GMA and IOMMU at the moment because my current motivation
is pci express.

If there is consensus that it's confusing to call it Q35,
I don't mind to rename P35.
--=20
yamahata