From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from [140.186.70.92] (port=49403 helo=eggs.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1PKU34-0008K8-7D for qemu-devel@nongnu.org; Mon, 22 Nov 2010 05:55:03 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1PKU32-0003Vz-Sa for qemu-devel@nongnu.org; Mon, 22 Nov 2010 05:55:02 -0500 Received: from mx1.redhat.com ([209.132.183.28]:2113) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1PKU32-0003Vo-Ll for qemu-devel@nongnu.org; Mon, 22 Nov 2010 05:55:00 -0500 Date: Mon, 22 Nov 2010 12:54:44 +0200 From: "Michael S. Tsirkin" Message-ID: <20101122105444.GA25877@redhat.com> References: <20101122075402.GA6892@redhat.com> <20101122104337.GB24265@valinux.co.jp> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20101122104337.GB24265@valinux.co.jp> Subject: [Qemu-devel] Re: [PATCH v2 0/6] qdev reset refactoring and pci bus reset List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Isaku Yamahata Cc: skandasa@cisco.com, etmartin@cisco.com, wexu2@cisco.com, qemu-devel@nongnu.org, kraxel@redhat.com, pbonzini@redhat.com On Mon, Nov 22, 2010 at 07:43:37PM +0900, Isaku Yamahata wrote: > On Mon, Nov 22, 2010 at 09:54:02AM +0200, Michael S. Tsirkin wrote: > > On Fri, Nov 19, 2010 at 06:55:57PM +0900, Isaku Yamahata wrote: > > > Here is v2. I updated the comments, and dropped the pci qdev reset patch. > > > > > > Patch description: > > > The goal of this patch series is to implement secondary bus reset > > > emulation in pci-to-pci bridge. > > > At first, this patch series refactors qdev reset, > > > and then cleans up pci bus reset. Lastly implements pci bridge control > > > secondary bus reset bit. > > > > > > This patch series is for pci bus reset, which is ported > > > from the following repo. > > > git://repo.or.cz/qemu/aliguori.git qdev-refactor > > > > I've put the series on my pci branch, tweaking patches 5 and 6 in the > > process. Out of time to compile-tested only for now. > > Thank you. The tweaking looks good. > Do you still want me to send another patch to add a comment on RST#? Probably not. I'm not sure I understand what the conventional PCI spec says: should devices be reset on 0->1 transition, or kept in reset state until this bit is cleared? And it seems quite clear that in the express case the reset is only for 0->1 transition. I've asked for clarification from pcisig. > -- > yamahata