From: Mike Travis <travis@sgi.com>
To: David Woodhouse <dwmw2@infradead.org>,
Chris Wright <chrisw@sous-sol.org>,
Andrew Morton <akpm@linux-foundation.org>,
Ingo Molnar <mingo@elte.hu>
Cc: Mike Habeck <habeck@sgi.com>,
Jesse Barnes <jbarnes@virtuousgeek.org>,
stable@kernel.org, iommu@lists.linux-foundation.org,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
Dimitri Sivanich <sivanich@sgi.com>
Subject: [PATCH 7/7] Intel pci: Indicate 64-bit IOMMU passthrough available
Date: Thu, 26 May 2011 20:32:28 -0500 [thread overview]
Message-ID: <20110527013222.261166889@gulag1.americas.sgi.com> (raw)
In-Reply-To: 20110527013221.231071058@gulag1.americas.sgi.com
[-- Attachment #1: indicate-iommu-fixed.patch --]
[-- Type: text/plain, Size: 1195 bytes --]
Prior to these IOMMU patches, the passthrough option
could not be used because it would cause the kernel to
panic. Provide an indication that a kernel is capable
of handling passthrough mode through the introduction
of a specific variable name. This allows automatic
configuration utilities to set the "iommu=pt" kernel
cmdline option safely.
Signed-off-by: Mike Travis <travis@sgi.com>
Acked-by: Dimitri Sivanich <sivanich@sgi.com>
---
drivers/pci/intel-iommu.c | 4 ++++
1 file changed, 4 insertions(+)
--- linux.orig/drivers/pci/intel-iommu.c
+++ linux/drivers/pci/intel-iommu.c
@@ -390,6 +390,9 @@ static int dmar_map_gfx = 1;
static int dmar_forcedac;
static int intel_iommu_strict;
+/* specifically named variable that indicates "iommu=pt" is available */
+static int __initdata intel_iommu_64bit_pt;
+
#define DUMMY_DEVICE_DOMAIN_INFO ((struct device_domain_info *)(-1))
static DEFINE_SPINLOCK(device_domain_lock);
static LIST_HEAD(device_domain_list);
@@ -425,6 +428,7 @@ static int __init intel_iommu_setup(char
while (*str == ',')
str++;
}
+ intel_iommu_64bit_pt = 1;
return 0;
}
__setup("intel_iommu=", intel_iommu_setup);
--
next prev parent reply other threads:[~2011-05-27 1:32 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-05-27 1:32 [PATCH 0/7] Intel pci: Fix various problems with Intel IOMMU code Mike Travis
2011-05-27 1:32 ` [PATCH 1/7] Intel pci: Check for identity mapping candidate using system dma mask Mike Travis
2011-05-27 7:18 ` [stable] " Greg KH
2011-05-27 9:30 ` Ingo Molnar
2011-05-27 9:42 ` Joerg Roedel
2011-05-27 9:59 ` Greg KH
2011-05-27 1:32 ` [PATCH 2/7] Intel pci: Speed up processing of the identity_mapping function Mike Travis
2011-05-27 1:32 ` [PATCH 3/7] Intel pci: Dont cache iova above 32bit Mike Travis
2011-05-27 1:32 ` [PATCH 4/7] Intel pci: Use coherent DMA mask when requested Mike Travis
2011-05-27 1:32 ` [PATCH 5/7] Intel pci: Remove Host Bridge devices from identity mapping Mike Travis
2011-05-27 1:32 ` [PATCH 6/7] Intel pci: Add domain check in domain_remove_one_dev_info Mike Travis
2011-05-27 1:32 ` Mike Travis [this message]
2011-05-27 15:01 ` [PATCH 7/7] Intel pci: Indicate 64-bit IOMMU passthrough available David Woodhouse
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20110527013222.261166889@gulag1.americas.sgi.com \
--to=travis@sgi.com \
--cc=akpm@linux-foundation.org \
--cc=chrisw@sous-sol.org \
--cc=dwmw2@infradead.org \
--cc=habeck@sgi.com \
--cc=iommu@lists.linux-foundation.org \
--cc=jbarnes@virtuousgeek.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=mingo@elte.hu \
--cc=sivanich@sgi.com \
--cc=stable@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.