From mboxrd@z Thu Jan  1 00:00:00 1970
From: Marek Vasut <marex@denx.de>
Date: Sat, 21 Apr 2012 12:39:33 +0200
Subject: [U-Boot] [PATCH v3] Add support for MINI2440 (s3c2440).
	Documentation about the product can be found on:
	http://www.friendlyarm.net/products/mini2440
In-Reply-To: <CA+E=qVfCBjsDN3XhTj8=P_Z1Jzg1hbcHvYPNgZZuSVkGiiP=AA@mail.gmail.com>
References: <20120416174633.GA7463@debian>
	<CABi8O6ZN0jdY2GR5=qhG-eK1kiWsG9Mn9WSqZe8+X80Fc9bYbw@mail.gmail.com>
	<CA+E=qVfCBjsDN3XhTj8=P_Z1Jzg1hbcHvYPNgZZuSVkGiiP=AA@mail.gmail.com>
Message-ID: <201204211239.33573.marex@denx.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Dear Vasily Khoruzhick,

> 2012/4/21 Ilya Averyanov <averyanovin+uboot@gmail.com>:
> > No have problem.
> > Available only if you boot from NOR flash.
> > If you boot from the NAND 4kb of SRAM (steppingstone) not available.
> 
> For NAND boot it's mapped at 0x0
> For NOR boot it's mapped at 0x40000000
> 
> NAND controller uses it for booting purpose, but anyway for SPL we
> should fit code into
> 4k (hardware limitation), so I think using assembly here for SDRAM init is
> OK.

Now you claim that you can use SRAM for stack in all possible cases damnit. So 
there is not even a need for locking cache lines. So use the SRAM and be done 
with it.

> Regards
> Vasily

Best regards,
Marek Vasut