From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754753AbcETG5y (ORCPT <rfc822;w@1wt.eu>);
	Fri, 20 May 2016 02:57:54 -0400
Received: from mail-wm0-f66.google.com ([74.125.82.66]:33700 "EHLO
	mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753334AbcETG5u (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Fri, 20 May 2016 02:57:50 -0400
Date: Fri, 20 May 2016 08:57:47 +0200
From: Daniel Vetter <daniel@ffwll.ch>
To: Liviu Dudau <Liviu.Dudau@arm.com>
Cc: David Airlie <airlied@linux.ie>,
        DRI devel <dri-devel@lists.freedesktop.org>,
        LKML <linux-kernel@vger.kernel.org>, Daniel Vetter <daniel@ffwll.ch>,
        Brian Starkey <Brian.Starkey@arm.com>,
        David Brown <David.Brown@arm.com>
Subject: Re: [PATCH v2 2/3] drm/arm: Add support for Mali Display Processors
Message-ID: <20160520065747.GP27098@phenom.ffwll.local>
Mail-Followup-To: Liviu Dudau <Liviu.Dudau@arm.com>,
	David Airlie <airlied@linux.ie>,
	DRI devel <dri-devel@lists.freedesktop.org>,
	LKML <linux-kernel@vger.kernel.org>,
	Brian Starkey <Brian.Starkey@arm.com>,
	David Brown <David.Brown@arm.com>
References: <1461593964-27722-1-git-send-email-Liviu.Dudau@arm.com>
 <1461593964-27722-3-git-send-email-Liviu.Dudau@arm.com>
 <20160519152648.GG23566@e106497-lin.cambridge.arm.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <20160519152648.GG23566@e106497-lin.cambridge.arm.com>
X-Operating-System: Linux phenom 4.6.0-rc5+ 
User-Agent: Mutt/1.5.24 (2015-08-30)
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, May 19, 2016 at 04:26:49PM +0100, Liviu Dudau wrote:
> On Mon, Apr 25, 2016 at 03:19:23PM +0100, Liviu Dudau wrote:
> > Add support for the new family of Display Processors from ARM Ltd.
> > This commit adds basic support for Mali DP500, DP550 and DP650
> > parts, with only the display engine being supported at the moment.
> > 
> > Cc: David Brown <David.Brown@arm.com>
> > Cc: Brian Starkey <Brian.Starkey@arm.com>
> > 
> > Signed-off-by: Liviu Dudau <Liviu.Dudau@arm.com>
> 
> Hello,
> 
> I'm fully aware that the merge window is open and people are busy, however if
> any of the DRM sub-maintainers could provide some Acks or Reviewed-bys I would
> really appreciate it.

Asking just the maintainers for review in a big subsystem like drm doesn't
scale. There's lots other people who know how to write drm drivers, and
for community building it's better to have a wide network of contacts
anyway. A little bit of "I review yours and you review mine" is usually
all it takes. Dave & I and others will do some sanity checks, but there's
no way we can review all submissions individually.
-Daniel

> 
> I plan to make the code available under a new branch to go into linux-next next
> week.
> 
> Best regards,
> Liviu
> 
> > ---
> >  drivers/gpu/drm/arm/Kconfig         |  16 +
> >  drivers/gpu/drm/arm/Makefile        |   2 +
> >  drivers/gpu/drm/arm/malidp_crtc.c   | 259 ++++++++++++
> >  drivers/gpu/drm/arm/malidp_drv.c    | 538 +++++++++++++++++++++++++
> >  drivers/gpu/drm/arm/malidp_drv.h    |  54 +++
> >  drivers/gpu/drm/arm/malidp_hw.c     | 774 ++++++++++++++++++++++++++++++++++++
> >  drivers/gpu/drm/arm/malidp_hw.h     | 189 +++++++++
> >  drivers/gpu/drm/arm/malidp_planes.c | 337 ++++++++++++++++
> >  drivers/gpu/drm/arm/malidp_regs.h   | 172 ++++++++
> >  9 files changed, 2341 insertions(+)
> >  create mode 100644 drivers/gpu/drm/arm/malidp_crtc.c
> >  create mode 100644 drivers/gpu/drm/arm/malidp_drv.c
> >  create mode 100644 drivers/gpu/drm/arm/malidp_drv.h
> >  create mode 100644 drivers/gpu/drm/arm/malidp_hw.c
> >  create mode 100644 drivers/gpu/drm/arm/malidp_hw.h
> >  create mode 100644 drivers/gpu/drm/arm/malidp_planes.c
> >  create mode 100644 drivers/gpu/drm/arm/malidp_regs.h
> > 
> > diff --git a/drivers/gpu/drm/arm/Kconfig b/drivers/gpu/drm/arm/Kconfig
> > index eaed454..1b29065 100644
> > --- a/drivers/gpu/drm/arm/Kconfig
> > +++ b/drivers/gpu/drm/arm/Kconfig
> > @@ -25,3 +25,19 @@ config DRM_HDLCD_SHOW_UNDERRUN
> >  	  Enable this option to show in red colour the pixels that the
> >  	  HDLCD device did not fetch from framebuffer due to underrun
> >  	  conditions.
> > +
> > +config DRM_MALI_DISPLAY
> > +	tristate "ARM Mali Display Processor"
> > +	depends on DRM && OF && (ARM || ARM64)
> > +	depends on COMMON_CLK
> > +	select DRM_ARM
> > +	select DRM_KMS_HELPER
> > +	select DRM_KMS_CMA_HELPER
> > +	select DRM_GEM_CMA_HELPER
> > +	select VIDEOMODE_HELPERS
> > +	help
> > +	  Choose this option if you want to compile the ARM Mali Display
> > +	  Processor driver. It supports the DP500, DP550 and DP650 variants
> > +	  of the hardware.
> > +
> > +	  If compiled as a module it will be called mali-dp.
> > diff --git a/drivers/gpu/drm/arm/Makefile b/drivers/gpu/drm/arm/Makefile
> > index 89dcb7b..bb8b158 100644
> > --- a/drivers/gpu/drm/arm/Makefile
> > +++ b/drivers/gpu/drm/arm/Makefile
> > @@ -1,2 +1,4 @@
> >  hdlcd-y := hdlcd_drv.o hdlcd_crtc.o
> >  obj-$(CONFIG_DRM_HDLCD)	+= hdlcd.o
> > +mali-dp-y := malidp_drv.o malidp_hw.o malidp_planes.o malidp_crtc.o
> > +obj-$(CONFIG_DRM_MALI_DISPLAY)	+= mali-dp.o
> > diff --git a/drivers/gpu/drm/arm/malidp_crtc.c b/drivers/gpu/drm/arm/malidp_crtc.c
> > new file mode 100644
> > index 0000000..12893d0
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_crtc.c
> > @@ -0,0 +1,259 @@
> > +/*
> > + * (C) COPYRIGHT 2016 ARM Limited. All rights reserved.
> > + * Author: Liviu Dudau <Liviu.Dudau@arm.com>
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP500/DP550/DP650 driver (crtc operations)
> > + */
> > +
> > +#include <drm/drmP.h>
> > +#include <drm/drm_atomic.h>
> > +#include <drm/drm_atomic_helper.h>
> > +#include <drm/drm_crtc.h>
> > +#include <drm/drm_crtc_helper.h>
> > +#include <linux/clk.h>
> > +#include <video/videomode.h>
> > +
> > +#include "malidp_drv.h"
> > +#include "malidp_hw.h"
> > +
> > +static bool malidp_crtc_mode_fixup(struct drm_crtc *crtc,
> > +				   const struct drm_display_mode *mode,
> > +				   struct drm_display_mode *adjusted_mode)
> > +{
> > +	struct malidp_drm *malidp = crtc_to_malidp_device(crtc);
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +
> > +	/*
> > +	 * check that the hardware can drive the required clock rate,
> > +	 * but skip the check if the clock is meant to be disabled (req_rate = 0)
> > +	 */
> > +	long rate, req_rate = mode->crtc_clock * 1000;
> > +
> > +	if (req_rate) {
> > +		rate = clk_round_rate(hwdev->mclk, req_rate);
> > +		if (rate < req_rate) {
> > +			DRM_DEBUG_DRIVER("mclk clock unable to reach %d kHz\n",
> > +					 mode->crtc_clock);
> > +			return false;
> > +		}
> > +
> > +		rate = clk_round_rate(hwdev->pxlclk, req_rate);
> > +		if (rate != req_rate) {
> > +			DRM_DEBUG_DRIVER("pxlclk doesn't support %ld Hz\n",
> > +					 req_rate);
> > +			return false;
> > +		}
> > +	}
> > +
> > +	return true;
> > +}
> > +
> > +static void malidp_crtc_enable(struct drm_crtc *crtc)
> > +{
> > +	struct malidp_drm *malidp = crtc_to_malidp_device(crtc);
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +	struct videomode vm;
> > +
> > +	drm_display_mode_to_videomode(&crtc->state->adjusted_mode, &vm);
> > +
> > +	clk_prepare_enable(hwdev->pxlclk);
> > +
> > +	/* mclk needs to be set to the same or higher rate than pxlclk */
> > +	clk_set_rate(hwdev->mclk, crtc->state->adjusted_mode.crtc_clock * 1000);
> > +	clk_set_rate(hwdev->pxlclk, crtc->state->adjusted_mode.crtc_clock * 1000);
> > +
> > +	hwdev->modeset(hwdev, &vm);
> > +	hwdev->leave_config_mode(hwdev);
> > +}
> > +
> > +static void malidp_crtc_disable(struct drm_crtc *crtc)
> > +{
> > +	struct malidp_drm *malidp = crtc_to_malidp_device(crtc);
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +
> > +	/*
> > +	 * avoid disabling already disabled clocks and hardware
> > +	 * (as is the case at device probe time)
> > +	 */
> > +	if (crtc->state->active) {
> > +		hwdev->enter_config_mode(hwdev);
> > +		clk_disable_unprepare(hwdev->pxlclk);
> > +	}
> > +}
> > +
> > +static int malidp_crtc_atomic_check(struct drm_crtc *crtc,
> > +				    struct drm_crtc_state *state)
> > +{
> > +	struct malidp_drm *malidp = crtc_to_malidp_device(crtc);
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +	struct drm_plane *plane;
> > +	struct drm_plane_state *pstate;
> > +	u32 rot_mem_free, rot_mem_usable;
> > +	int rotated_planes = 0;
> > +
> > +	/*
> > +	 * check if there is enough rotation memory available for planes
> > +	 * that need 90° and 270° rotation. Each plane has set its required
> > +	 * memory size in the ->plane_check() callback, here we only make
> > +	 * sure that the sums are less that the total usable memory.
> > +	 *
> > +	 * The rotation memory allocation algorithm (for each plane):
> > +	 *  a. If no more rotated planes exist, all remaining rotate
> > +	 *     memory in the bank is available for use by the plane.
> > +	 *  b. If other rotated planes exist, and plane's layer ID is
> > +	 *     DE_VIDEO1, it can use all the memory from first bank if
> > +	 *     secondary rotation memory bank is available, otherwise it can
> > +	 *     use up to half the bank's memory.
> > +	 *  c. If other rotated planes exist, and plane's layer ID is not
> > +	 *     DE_VIDEO1, it can use half of the available memory
> > +	 *
> > +	 * Note: this algorithm assumes that the order in which the planes are
> > +	 * checked always has DE_VIDEO1 plane first in the list if it is
> > +	 * rotated. Because that is how we create the planes in the first
> > +	 * place, under current DRM version things work, but if ever the order
> > +	 * in which drm_atomic_crtc_state_for_each_plane() iterates over planes
> > +	 * changes, we need to pre-sort the planes before validation.
> > +	 */
> > +
> > +	/* first count the number of rotated planes */
> > +	drm_atomic_crtc_state_for_each_plane(plane, state) {
> > +		pstate = drm_atomic_get_plane_state(state->state, plane);
> > +		if (pstate->rotation & MALIDP_ROTATED_MASK)
> > +			rotated_planes++;
> > +	}
> > +
> > +	rot_mem_free = hwdev->rotation_memory[0];
> > +	/*
> > +	 * if we have more than 1 plane using rotation memory, use the second
> > +	 * block of rotation memory as well
> > +	 */
> > +	if (rotated_planes > 1)
> > +		rot_mem_free += hwdev->rotation_memory[1];
> > +
> > +	/* now validate the rotation memory requirements */
> > +	drm_atomic_crtc_state_for_each_plane(plane, state) {
> > +		struct malidp_plane *mp = to_malidp_plane(plane);
> > +
> > +		pstate = drm_atomic_get_plane_state(state->state, plane);
> > +		if (pstate->rotation & MALIDP_ROTATED_MASK) {
> > +			/* process current plane */
> > +			rotated_planes--;
> > +
> > +			if (!rotated_planes) {
> > +				/* no more rotated planes, we can use what's left */
> > +				rot_mem_usable = rot_mem_free;
> > +			} else {
> > +				if ((mp->layer->id != DE_VIDEO1) ||
> > +				    (hwdev->rotation_memory[1] == 0))
> > +					rot_mem_usable = rot_mem_free / 2;
> > +				else
> > +					rot_mem_usable = hwdev->rotation_memory[0];
> > +			}
> > +
> > +			rot_mem_free -= rot_mem_usable;
> > +
> > +			if (mp->rotmem_size > rot_mem_usable)
> > +				return -EINVAL;
> > +		}
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +static void malidp_crtc_atomic_begin(struct drm_crtc *crtc,
> > +				     struct drm_crtc_state *old_state)
> > +{
> > +	struct malidp_drm *malidp = crtc_to_malidp_device(crtc);
> > +
> > +	if (crtc->state->event) {
> > +		struct drm_pending_vblank_event *event = crtc->state->event;
> > +		unsigned long flags;
> > +
> > +		crtc->state->event = NULL;
> > +		event->pipe = drm_crtc_index(crtc);
> > +
> > +		WARN_ON(drm_crtc_vblank_get(crtc) != 0);
> > +
> > +		spin_lock_irqsave(&crtc->dev->event_lock, flags);
> > +		list_add_tail(&event->base.link, &malidp->event_list);
> > +		spin_unlock_irqrestore(&crtc->dev->event_lock, flags);
> > +	}
> > +}
> > +
> > +static void malidp_crtc_atomic_flush(struct drm_crtc *crtc,
> > +				     struct drm_crtc_state *old_state)
> > +{
> > +	struct malidp_drm *malidp = crtc_to_malidp_device(crtc);
> > +	struct drm_device *drm = crtc->dev;
> > +	int ret = malidp_set_and_wait_config_valid(drm);
> > +
> > +	if (!ret) {
> > +		unsigned long flags;
> > +		struct drm_pending_vblank_event *e;
> > +
> > +		spin_lock_irqsave(&drm->event_lock, flags);
> > +		e = list_first_entry_or_null(&malidp->event_list, typeof(*e),
> > +					     base.link);
> > +		if (e) {
> > +			list_del(&e->base.link);
> > +			drm_crtc_send_vblank_event(&malidp->crtc, e);
> > +			drm_crtc_vblank_put(&malidp->crtc);
> > +		}
> > +		spin_unlock_irqrestore(&drm->event_lock, flags);
> > +	} else {
> > +		DRM_DEBUG_DRIVER("timed out waiting for updated configuration\n");
> > +	}
> > +}
> > +
> > +static const struct drm_crtc_helper_funcs malidp_crtc_helper_funcs = {
> > +	.mode_fixup = malidp_crtc_mode_fixup,
> > +	.enable = malidp_crtc_enable,
> > +	.disable = malidp_crtc_disable,
> > +	.atomic_check = malidp_crtc_atomic_check,
> > +	.atomic_begin = malidp_crtc_atomic_begin,
> > +	.atomic_flush = malidp_crtc_atomic_flush,
> > +};
> > +
> > +static const struct drm_crtc_funcs malidp_crtc_funcs = {
> > +	.destroy = drm_crtc_cleanup,
> > +	.set_config = drm_atomic_helper_set_config,
> > +	.page_flip = drm_atomic_helper_page_flip,
> > +	.reset = drm_atomic_helper_crtc_reset,
> > +	.atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
> > +	.atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
> > +};
> > +
> > +int malidp_crtc_init(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct drm_plane *primary = NULL, *plane;
> > +	int ret;
> > +
> > +	drm_for_each_plane(plane, drm) {
> > +		if (plane->type == DRM_PLANE_TYPE_PRIMARY) {
> > +			primary = plane;
> > +			break;
> > +		}
> > +	}
> > +
> > +	if (!primary) {
> > +		DRM_ERROR("no primary plane found\n");
> > +		return -EINVAL;
> > +	}
> > +
> > +	ret = drm_crtc_init_with_planes(drm, &malidp->crtc, primary, NULL,
> > +					&malidp_crtc_funcs, NULL);
> > +
> > +	if (ret) {
> > +		malidp_de_planes_destroy(drm);
> > +		return ret;
> > +	}
> > +
> > +	drm_crtc_helper_add(&malidp->crtc, &malidp_crtc_helper_funcs);
> > +	return 0;
> > +}
> > diff --git a/drivers/gpu/drm/arm/malidp_drv.c b/drivers/gpu/drm/arm/malidp_drv.c
> > new file mode 100644
> > index 0000000..10ffb81
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_drv.c
> > @@ -0,0 +1,538 @@
> > +/*
> > + * (C) COPYRIGHT 2016 ARM Limited. All rights reserved.
> > + * Author: Liviu Dudau <Liviu.Dudau@arm.com>
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP500/DP550/DP650 KMS/DRM driver
> > + */
> > +
> > +#include <linux/module.h>
> > +#include <linux/clk.h>
> > +#include <linux/component.h>
> > +#include <linux/of_device.h>
> > +#include <linux/of_graph.h>
> > +#include <linux/of_reserved_mem.h>
> > +
> > +#include <drm/drmP.h>
> > +#include <drm/drm_atomic.h>
> > +#include <drm/drm_atomic_helper.h>
> > +#include <drm/drm_crtc.h>
> > +#include <drm/drm_crtc_helper.h>
> > +#include <drm/drm_fb_helper.h>
> > +#include <drm/drm_fb_cma_helper.h>
> > +#include <drm/drm_gem_cma_helper.h>
> > +#include <drm/drm_of.h>
> > +
> > +#include "malidp_drv.h"
> > +#include "malidp_regs.h"
> > +#include "malidp_hw.h"
> > +
> > +#define MALIDP_CONF_VALID_TIMEOUT	250
> > +
> > +/*
> > + * set the "config valid" bit and wait until the hardware
> > + * acts on it
> > + */
> > +int malidp_set_and_wait_config_valid(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +	int ret;
> > +
> > +	hwdev->set_config_valid(hwdev);
> > +	/* don't wait for config_valid flag if we are in config mode */
> > +	if (hwdev->in_config_mode(hwdev))
> > +		return 0;
> > +
> > +	ret = wait_event_interruptible_timeout(malidp->wq,
> > +			atomic_read(&malidp->config_valid) == 1,
> > +			msecs_to_jiffies(MALIDP_CONF_VALID_TIMEOUT));
> > +
> > +	return (ret > 0) ? 0 : -ETIMEDOUT;
> > +}
> > +
> > +static void malidp_output_poll_changed(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +
> > +	if (malidp->fbdev)
> > +		drm_fbdev_cma_hotplug_event(malidp->fbdev);
> > +}
> > +
> > +static void malidp_atomic_complete(struct drm_device *drm,
> > +				   struct drm_atomic_state *old_state)
> > +{
> > +	/* ToDo: wait_for_fences(drm, old_state); */
> > +
> > +	drm_atomic_helper_commit_modeset_disables(drm, old_state);
> > +	drm_atomic_helper_commit_planes(drm, old_state, false);
> > +	drm_atomic_helper_commit_modeset_enables(drm, old_state);
> > +
> > +	drm_atomic_helper_wait_for_vblanks(drm, old_state);
> > +
> > +	drm_atomic_helper_cleanup_planes(drm, old_state);
> > +	drm_atomic_state_free(old_state);
> > +}
> > +
> > +static void malidp_atomic_work(struct work_struct *work)
> > +{
> > +	struct malidp_drm *malidp = container_of(work, struct malidp_drm,
> > +						 commit.work);
> > +
> > +	malidp_atomic_complete(malidp->commit.state->dev,
> > +			       malidp->commit.state);
> > +}
> > +
> > +static int malidp_atomic_commit(struct drm_device *drm,
> > +				struct drm_atomic_state *state,
> > +				bool async)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	int err;
> > +
> > +	err = drm_atomic_helper_prepare_planes(drm, state);
> > +	if (err)
> > +		return err;
> > +
> > +	if (async && !list_empty(&malidp->commit.work.entry)) {
> > +		/* pending commits found, bail out */
> > +		return -EBUSY;
> > +	}
> > +
> > +	mutex_lock(&malidp->commit.lock);
> > +	flush_work(&malidp->commit.work);
> > +
> > +	/*
> > +	 * The point of no return awaits here. After this we commit
> > +	 * on software side to handle the new state
> > +	 */
> > +	drm_atomic_helper_swap_state(drm, state);
> > +
> > +	malidp->commit.state = state;
> > +
> > +	if (async)
> > +		schedule_work(&malidp->commit.work);
> > +	else
> > +		malidp_atomic_complete(drm, state);
> > +
> > +	mutex_unlock(&malidp->commit.lock);
> > +	return 0;
> > +}
> > +
> > +static const struct drm_mode_config_funcs malidp_mode_config_funcs = {
> > +	.fb_create = drm_fb_cma_create,
> > +	.output_poll_changed = malidp_output_poll_changed,
> > +	.atomic_check = drm_atomic_helper_check,
> > +	.atomic_commit = malidp_atomic_commit,
> > +};
> > +
> > +static int malidp_enable_vblank(struct drm_device *drm, unsigned int crtc)
> > +{
> > +	return 0;
> > +}
> > +
> > +static void malidp_disable_vblank(struct drm_device *drm, unsigned int pipe)
> > +{
> > +}
> > +
> > +static int malidp_init(struct drm_device *drm)
> > +{
> > +	int ret;
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +
> > +	drm_mode_config_init(drm);
> > +
> > +	drm->mode_config.min_width = hwdev->min_line_size;
> > +	drm->mode_config.min_height = hwdev->min_line_size;
> > +	drm->mode_config.max_width = hwdev->max_line_size;
> > +	drm->mode_config.max_height = hwdev->max_line_size;
> > +	drm->mode_config.funcs = &malidp_mode_config_funcs;
> > +
> > +	ret = malidp_de_planes_init(drm);
> > +	if (ret < 0) {
> > +		DRM_ERROR("Failed to initialise planes\n");
> > +		goto plane_init_fail;
> > +	}
> > +
> > +	ret = malidp_crtc_init(drm);
> > +	if (ret) {
> > +		DRM_ERROR("Failed to initialise CRTC\n");
> > +		goto crtc_init_fail;
> > +	}
> > +
> > +	return 0;
> > +
> > +crtc_init_fail:
> > +	malidp_de_planes_destroy(drm);
> > +plane_init_fail:
> > +	drm_mode_config_cleanup(drm);
> > +
> > +	return ret;
> > +}
> > +
> > +static int malidp_irq_init(struct platform_device *pdev)
> > +{
> > +	int irq_de, irq_se, ret = 0;
> > +	struct drm_device *drm = dev_get_drvdata(&pdev->dev);
> > +
> > +	/* fetch the interrupts from DT */
> > +	irq_de = platform_get_irq_byname(pdev, "DE");
> > +	if (irq_de < 0) {
> > +		DRM_ERROR("no 'DE' IRQ specified!\n");
> > +		return irq_de;
> > +	}
> > +	irq_se = platform_get_irq_byname(pdev, "SE");
> > +	if (irq_se < 0) {
> > +		DRM_ERROR("no 'SE' IRQ specified!\n");
> > +		return irq_se;
> > +	}
> > +
> > +	ret = malidp_de_irq_init(drm, irq_de);
> > +	if (ret)
> > +		return ret;
> > +
> > +	ret = malidp_se_irq_init(drm, irq_se);
> > +	if (ret) {
> > +		malidp_de_irq_cleanup(drm);
> > +		return ret;
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +static void malidp_lastclose(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +
> > +	drm_fbdev_cma_restore_mode(malidp->fbdev);
> > +}
> > +
> > +static const struct file_operations fops = {
> > +	.owner = THIS_MODULE,
> > +	.open = drm_open,
> > +	.release = drm_release,
> > +	.unlocked_ioctl = drm_ioctl,
> > +#ifdef CONFIG_COMPAT
> > +	.compat_ioctl = drm_compat_ioctl,
> > +#endif
> > +	.poll = drm_poll,
> > +	.read = drm_read,
> > +	.llseek = noop_llseek,
> > +	.mmap = drm_gem_cma_mmap,
> > +};
> > +
> > +static struct drm_driver malidp_driver = {
> > +	.driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_ATOMIC |
> > +			   DRIVER_PRIME,
> > +	.lastclose = malidp_lastclose,
> > +	.get_vblank_counter = drm_vblank_no_hw_counter,
> > +	.enable_vblank = malidp_enable_vblank,
> > +	.disable_vblank = malidp_disable_vblank,
> > +	.gem_free_object = drm_gem_cma_free_object,
> > +	.gem_vm_ops = &drm_gem_cma_vm_ops,
> > +	.dumb_create = drm_gem_cma_dumb_create,
> > +	.dumb_map_offset = drm_gem_cma_dumb_map_offset,
> > +	.dumb_destroy = drm_gem_dumb_destroy,
> > +	.prime_handle_to_fd = drm_gem_prime_handle_to_fd,
> > +	.prime_fd_to_handle = drm_gem_prime_fd_to_handle,
> > +	.gem_prime_export = drm_gem_prime_export,
> > +	.gem_prime_import = drm_gem_prime_import,
> > +	.gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
> > +	.gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table,
> > +	.gem_prime_vmap = drm_gem_cma_prime_vmap,
> > +	.gem_prime_vunmap = drm_gem_cma_prime_vunmap,
> > +	.gem_prime_mmap = drm_gem_cma_prime_mmap,
> > +	.fops = &fops,
> > +	.name = "mali-dp",
> > +	.desc = "ARM Mali Display Processor driver",
> > +	.date = "20160106",
> > +	.major = 1,
> > +	.minor = 0,
> > +};
> > +
> > +static const struct of_device_id  malidp_drm_of_match[] = {
> > +	{
> > +		.compatible = "arm,mali-dp500",
> > +		.data = &malidp_device[MALIDP_500]
> > +	},
> > +	{
> > +		.compatible = "arm,mali-dp550",
> > +		.data = &malidp_device[MALIDP_550]
> > +	},
> > +	{
> > +		.compatible = "arm,mali-dp650",
> > +		.data = &malidp_device[MALIDP_650]
> > +	},
> > +	{},
> > +};
> > +MODULE_DEVICE_TABLE(of, malidp_drm_of_match);
> > +
> > +#define MAX_OUTPUT_CHANNELS	3
> > +
> > +static int malidp_bind(struct device *dev)
> > +{
> > +	struct resource *res;
> > +	struct drm_device *drm;
> > +	struct malidp_drm *malidp;
> > +	struct malidp_hw_device *hwdev;
> > +	struct platform_device *pdev = to_platform_device(dev);
> > +	/* number of lines for the R, G and B output */
> > +	u8 output_width[MAX_OUTPUT_CHANNELS];
> > +	int ret = 0, i;
> > +	u32 version, out_depth = 0;
> > +
> > +	malidp = devm_kzalloc(dev, sizeof(*malidp), GFP_KERNEL);
> > +	if (!malidp)
> > +		return -ENOMEM;
> > +
> > +	hwdev = devm_kzalloc(dev, sizeof(*hwdev), GFP_KERNEL);
> > +	if (!hwdev)
> > +		return -ENOMEM;
> > +
> > +	/*
> > +	 * copy the associated data from malidp_drm_of_match to avoid
> > +	 * having to keep a reference to the OF node after binding
> > +	 */
> > +	memcpy(hwdev, of_device_get_match_data(dev), sizeof(*hwdev));
> > +	malidp->dev = hwdev;
> > +
> > +	INIT_LIST_HEAD(&malidp->event_list);
> > +
> > +	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
> > +	hwdev->regs = devm_ioremap_resource(dev, res);
> > +	if (IS_ERR(hwdev->regs)) {
> > +		DRM_ERROR("Failed to map control registers area\n");
> > +		return PTR_ERR(hwdev->regs);
> > +	}
> > +
> > +	hwdev->pclk = devm_clk_get(dev, "pclk");
> > +	if (IS_ERR(hwdev->pclk))
> > +		return PTR_ERR(hwdev->pclk);
> > +
> > +	hwdev->aclk = devm_clk_get(dev, "aclk");
> > +	if (IS_ERR(hwdev->aclk))
> > +		return PTR_ERR(hwdev->aclk);
> > +
> > +	hwdev->mclk = devm_clk_get(dev, "mclk");
> > +	if (IS_ERR(hwdev->mclk))
> > +		return PTR_ERR(hwdev->mclk);
> > +
> > +	hwdev->pxlclk = devm_clk_get(dev, "pxlclk");
> > +	if (IS_ERR(hwdev->pxlclk))
> > +		return PTR_ERR(hwdev->pxlclk);
> > +
> > +	/* Get the optional framebuffer memory resource */
> > +	ret = of_reserved_mem_device_init(dev);
> > +	if (ret && ret != -ENODEV)
> > +		return ret;
> > +
> > +	drm = drm_dev_alloc(&malidp_driver, dev);
> > +	if (!drm) {
> > +		ret = -ENOMEM;
> > +		goto alloc_fail;
> > +	}
> > +
> > +	/* Enable APB clock in order to get access to the registers */
> > +	clk_prepare_enable(hwdev->pclk);
> > +	/*
> > +	 * Enable AXI clock and main clock so that prefetch can start once
> > +	 * the registers are set
> > +	 */
> > +	clk_prepare_enable(hwdev->aclk);
> > +	clk_prepare_enable(hwdev->mclk);
> > +
> > +	ret = hwdev->query_hw(hwdev);
> > +	if (ret) {
> > +		DRM_ERROR("Invalid HW configuration\n");
> > +		goto query_hw_fail;
> > +	}
> > +
> > +	version = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_DE_CORE_ID);
> > +	DRM_INFO("found ARM Mali-DP%3x version r%dp%d\n", version >> 16,
> > +		 (version >> 12) & 0xf, (version >> 8) & 0xf);
> > +
> > +	/* set the number of lines used for output of RGB data */
> > +	ret = of_property_read_u8_array(dev->of_node,
> > +					"arm,malidp-output-port-lines",
> > +					output_width, MAX_OUTPUT_CHANNELS);
> > +	if (ret)
> > +		goto query_hw_fail;
> > +
> > +	for (i = 0; i < MAX_OUTPUT_CHANNELS; i++)
> > +		out_depth = (out_depth << 8) | (output_width[i] & 0xf);
> > +	malidp_hw_write(hwdev, out_depth, hwdev->map.out_depth_base);
> > +
> > +	drm->dev_private = malidp;
> > +	dev_set_drvdata(dev, drm);
> > +	atomic_set(&malidp->config_valid, 0);
> > +	init_waitqueue_head(&malidp->wq);
> > +
> > +	mutex_init(&malidp->commit.lock);
> > +	INIT_WORK(&malidp->commit.work, malidp_atomic_work);
> > +
> > +	ret = malidp_init(drm);
> > +	if (ret < 0)
> > +		goto init_fail;
> > +
> > +	ret = drm_dev_register(drm, 0);
> > +	if (ret)
> > +		goto register_fail;
> > +
> > +	/* Set the CRTC's port so that the encoder component can find it */
> > +	malidp->crtc.port = of_graph_get_next_endpoint(dev->of_node, NULL);
> > +
> > +	ret = component_bind_all(dev, drm);
> > +	of_node_put(malidp->crtc.port);
> > +
> > +	if (ret) {
> > +		DRM_ERROR("Failed to bind all components\n");
> > +		goto bind_fail;
> > +	}
> > +
> > +	ret = drm_vblank_init(drm, drm->mode_config.num_crtc);
> > +	if (ret < 0) {
> > +		DRM_ERROR("failed to initialise vblank\n");
> > +		goto vblank_fail;
> > +	}
> > +	drm->vblank_disable_allowed = true;
> > +
> > +	ret = malidp_irq_init(pdev);
> > +	if (ret < 0)
> > +		goto irq_init_fail;
> > +
> > +	drm_mode_config_reset(drm);
> > +
> > +	drm_helper_disable_unused_functions(drm);
> > +	malidp->fbdev = drm_fbdev_cma_init(drm, 32, drm->mode_config.num_crtc,
> > +					   drm->mode_config.num_connector);
> > +
> > +	if (IS_ERR(malidp->fbdev)) {
> > +		ret = PTR_ERR(malidp->fbdev);
> > +		malidp->fbdev = NULL;
> > +		goto fbdev_fail;
> > +	}
> > +
> > +	drm_kms_helper_poll_init(drm);
> > +	return 0;
> > +
> > +fbdev_fail:
> > +	malidp_se_irq_cleanup(drm);
> > +	malidp_de_irq_cleanup(drm);
> > +irq_init_fail:
> > +	drm_vblank_cleanup(drm);
> > +vblank_fail:
> > +	component_unbind_all(dev, drm);
> > +bind_fail:
> > +	drm_dev_unregister(drm);
> > +register_fail:
> > +	malidp_de_planes_destroy(drm);
> > +	drm_mode_config_cleanup(drm);
> > +init_fail:
> > +	drm->dev_private = NULL;
> > +	dev_set_drvdata(dev, NULL);
> > +query_hw_fail:
> > +	clk_disable_unprepare(hwdev->mclk);
> > +	clk_disable_unprepare(hwdev->aclk);
> > +	clk_disable_unprepare(hwdev->pclk);
> > +	drm_dev_unref(drm);
> > +alloc_fail:
> > +	of_reserved_mem_device_release(dev);
> > +
> > +	return ret;
> > +}
> > +
> > +static void malidp_unbind(struct device *dev)
> > +{
> > +	struct drm_device *drm = dev_get_drvdata(dev);
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +
> > +	if (malidp->fbdev) {
> > +		drm_fbdev_cma_fini(malidp->fbdev);
> > +		malidp->fbdev = NULL;
> > +	}
> > +	drm_kms_helper_poll_fini(drm);
> > +	malidp_se_irq_cleanup(drm);
> > +	malidp_de_irq_cleanup(drm);
> > +	drm_vblank_cleanup(drm);
> > +	component_unbind_all(dev, drm);
> > +	drm_dev_unregister(drm);
> > +	malidp_de_planes_destroy(drm);
> > +	drm_mode_config_cleanup(drm);
> > +	drm->dev_private = NULL;
> > +	dev_set_drvdata(dev, NULL);
> > +	clk_disable_unprepare(hwdev->mclk);
> > +	clk_disable_unprepare(hwdev->aclk);
> > +	clk_disable_unprepare(hwdev->pclk);
> > +	drm_dev_unref(drm);
> > +	of_reserved_mem_device_release(dev);
> > +}
> > +
> > +static const struct component_master_ops malidp_master_ops = {
> > +	.bind = malidp_bind,
> > +	.unbind = malidp_unbind,
> > +};
> > +
> > +static int malidp_compare_dev(struct device *dev, void *data)
> > +{
> > +	struct device_node *np = data;
> > +
> > +	return dev->of_node == np;
> > +}
> > +
> > +static int malidp_platform_probe(struct platform_device *pdev)
> > +{
> > +	struct device_node *port, *ep;
> > +	struct component_match *match = NULL;
> > +
> > +	if (!pdev->dev.of_node)
> > +		return -ENODEV;
> > +
> > +	/* there is only one output port inside each device, find it */
> > +	ep = of_graph_get_next_endpoint(pdev->dev.of_node, NULL);
> > +	if (!ep)
> > +		return -ENODEV;
> > +
> > +	if (!of_device_is_available(ep)) {
> > +		of_node_put(ep);
> > +		return -ENODEV;
> > +	}
> > +
> > +	/* add the remote encoder port as component */
> > +	port = of_graph_get_remote_port_parent(ep);
> > +	of_node_put(ep);
> > +	if (!port || !of_device_is_available(port)) {
> > +		of_node_put(port);
> > +		return -EAGAIN;
> > +	}
> > +
> > +	component_match_add(&pdev->dev, &match, malidp_compare_dev, port);
> > +	return component_master_add_with_match(&pdev->dev, &malidp_master_ops,
> > +					       match);
> > +}
> > +
> > +static int malidp_platform_remove(struct platform_device *pdev)
> > +{
> > +	component_master_del(&pdev->dev, &malidp_master_ops);
> > +	return 0;
> > +}
> > +
> > +static struct platform_driver malidp_platform_driver = {
> > +	.probe		= malidp_platform_probe,
> > +	.remove		= malidp_platform_remove,
> > +	.driver	= {
> > +		.name = "mali-dp",
> > +		.of_match_table	= malidp_drm_of_match,
> > +	},
> > +};
> > +
> > +module_platform_driver(malidp_platform_driver);
> > +
> > +MODULE_AUTHOR("Liviu Dudau <Liviu.Dudau@arm.com>");
> > +MODULE_DESCRIPTION("ARM Mali DP DRM driver");
> > +MODULE_LICENSE("GPL v2");
> > diff --git a/drivers/gpu/drm/arm/malidp_drv.h b/drivers/gpu/drm/arm/malidp_drv.h
> > new file mode 100644
> > index 0000000..effd3be
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_drv.h
> > @@ -0,0 +1,54 @@
> > +/*
> > + * (C) COPYRIGHT 2016 ARM Limited. All rights reserved.
> > + * Author: Liviu Dudau <Liviu.Dudau@arm.com>
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP500/DP550/DP650 KMS/DRM driver structures
> > + */
> > +
> > +#ifndef __MALIDP_DRV_H__
> > +#define __MALIDP_DRV_H__
> > +
> > +#include <linux/mutex.h>
> > +#include <linux/wait.h>
> > +#include "malidp_hw.h"
> > +
> > +struct malidp_drm {
> > +	struct malidp_hw_device *dev;
> > +	struct drm_fbdev_cma *fbdev;
> > +	struct list_head event_list;
> > +	struct drm_crtc crtc;
> > +	wait_queue_head_t wq;
> > +	struct {
> > +		struct drm_atomic_state *state;
> > +		struct work_struct work;
> > +		struct mutex lock;
> > +	} commit;
> > +	atomic_t config_valid;
> > +};
> > +
> > +#define crtc_to_malidp_device(x) container_of(x, struct malidp_drm, crtc)
> > +
> > +struct malidp_plane {
> > +	struct drm_plane base;
> > +	struct malidp_hw_device *hwdev;
> > +	const struct malidp_layer *layer;
> > +	/* size of the required rotation memory when plane is rotated */
> > +	u32 rotmem_size;
> > +};
> > +
> > +#define to_malidp_plane(x) container_of(x, struct malidp_plane, base)
> > +
> > +int malidp_set_and_wait_config_valid(struct drm_device *drm);
> > +int malidp_de_planes_init(struct drm_device *drm);
> > +void malidp_de_planes_destroy(struct drm_device *drm);
> > +int malidp_crtc_init(struct drm_device *drm);
> > +
> > +/* often used combination of rotational bits */
> > +#define MALIDP_ROTATED_MASK	(BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270))
> > +
> > +#endif  /* __MALIDP_DRV_H__ */
> > diff --git a/drivers/gpu/drm/arm/malidp_hw.c b/drivers/gpu/drm/arm/malidp_hw.c
> > new file mode 100644
> > index 0000000..22519f4
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_hw.c
> > @@ -0,0 +1,774 @@
> > +/*
> > + * (C) COPYRIGHT 2016 ARM Limited. All rights reserved.
> > + * Author: Liviu Dudau <Liviu.Dudau@arm.com>
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP500/DP550/DP650 hardware manipulation routines. This is where
> > + * the difference between various versions of the hardware is being dealt with
> > + * in an attempt to provide to the rest of the driver code a unified view
> > + */
> > +
> > +#include <linux/types.h>
> > +#include <linux/io.h>
> > +#include <drm/drmP.h>
> > +#include <video/videomode.h>
> > +#include <video/display_timing.h>
> > +
> > +#include "malidp_drv.h"
> > +#include "malidp_hw.h"
> > +#include "malidp_regs.h"
> > +
> > +static const struct malidp_input_format malidp500_de_formats[] = {
> > +	/*    layers supporting the format,     internal id,      fourcc */
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  0, DRM_FORMAT_ARGB2101010 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  1, DRM_FORMAT_ABGR2101010 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  2, DRM_FORMAT_ARGB8888 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  3, DRM_FORMAT_ABGR8888 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  4, DRM_FORMAT_XRGB8888 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  5, DRM_FORMAT_XBGR8888 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  6, DRM_FORMAT_RGB888 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  7, DRM_FORMAT_BGR888 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  8, DRM_FORMAT_RGBA5551 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2,  9, DRM_FORMAT_ABGR1555 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2, 10, DRM_FORMAT_RGB565 },
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_GRAPHICS2, 11, DRM_FORMAT_BGR565 },
> > +	{ DE_VIDEO1, 12, DRM_FORMAT_UYVY },
> > +	{ DE_VIDEO1, 13, DRM_FORMAT_YUYV },
> > +	{ DE_VIDEO1, 14, DRM_FORMAT_NV12 },
> > +	{ DE_VIDEO1, 15, DRM_FORMAT_YUV420 },
> > +};
> > +
> > +#define MALIDP_ID(__group, __format) \
> > +	((((__group) & 0x7) << 3) | ((__format) & 0x7))
> > +
> > +#define MALIDP_COMMON_FORMATS \
> > +	/*    layers supporting the format,      internal id,      fourcc */ \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(0, 0), DRM_FORMAT_ARGB2101010 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(0, 1), DRM_FORMAT_ABGR2101010 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(0, 2), DRM_FORMAT_RGBA1010102 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(0, 3), DRM_FORMAT_BGRA1010102 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(1, 0), DRM_FORMAT_ARGB8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(1, 1), DRM_FORMAT_ABGR8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(1, 2), DRM_FORMAT_RGBA8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(1, 3), DRM_FORMAT_BGRA8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(2, 0), DRM_FORMAT_XRGB8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(2, 1), DRM_FORMAT_XBGR8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(2, 2), DRM_FORMAT_RGBX8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2 | DE_SMART, MALIDP_ID(2, 3), DRM_FORMAT_BGRX8888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(3, 0), DRM_FORMAT_RGB888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(3, 1), DRM_FORMAT_BGR888 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(4, 0), DRM_FORMAT_RGBA5551 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(4, 1), DRM_FORMAT_ABGR1555 }, \
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(4, 2), DRM_FORMAT_RGB565 },	\
> > +	{ DE_VIDEO1 | DE_GRAPHICS1 | DE_VIDEO2, MALIDP_ID(4, 3), DRM_FORMAT_BGR565 },	\
> > +	{ DE_VIDEO1 | DE_VIDEO2, MALIDP_ID(5, 2), DRM_FORMAT_YUYV }, \
> > +	{ DE_VIDEO1 | DE_VIDEO2, MALIDP_ID(5, 3), DRM_FORMAT_UYVY }, \
> > +	{ DE_VIDEO1 | DE_VIDEO2, MALIDP_ID(5, 6), DRM_FORMAT_NV12 }, \
> > +	{ DE_VIDEO1 | DE_VIDEO2, MALIDP_ID(5, 7), DRM_FORMAT_YUV420 }
> > +
> > +static const struct malidp_input_format malidp550_de_formats[] = {
> > +	MALIDP_COMMON_FORMATS,
> > +};
> > +
> > +static const struct malidp_input_format malidp650_de_formats[] = {
> > +	MALIDP_COMMON_FORMATS,
> > +};
> > +
> > +static const struct malidp_layer malidp500_layers[] = {
> > +	{ DE_VIDEO1, MALIDP500_DE_LV_BASE, MALIDP500_DE_LV_PTR_BASE },
> > +	{ DE_GRAPHICS1, MALIDP500_DE_LG1_BASE, MALIDP500_DE_LG1_PTR_BASE },
> > +	{ DE_GRAPHICS2, MALIDP500_DE_LG2_BASE, MALIDP500_DE_LG2_PTR_BASE },
> > +};
> > +
> > +static const struct malidp_layer malidp550_layers[] = {
> > +	{ DE_VIDEO1, MALIDP550_DE_LV1_BASE, MALIDP550_DE_LV1_PTR_BASE },
> > +	{ DE_GRAPHICS1, MALIDP550_DE_LG_BASE, MALIDP550_DE_LG_PTR_BASE },
> > +	{ DE_VIDEO2, MALIDP550_DE_LV2_BASE, MALIDP550_DE_LV2_PTR_BASE },
> > +	{ DE_SMART, MALIDP550_DE_LS_BASE, MALIDP550_DE_LS_PTR_BASE },
> > +};
> > +
> > +#define MALIDP_DE_DEFAULT_PREFETCH_START	5
> > +
> > +int malidp500_query_hw(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 conf = malidp_hw_read(hwdev, MALIDP500_CONFIG_ID);
> > +	/* bit 4 of the CONFIG_ID register holds the line size multiplier */
> > +	u8 ln_size_mult = conf & 0x10 ? 2 : 1;
> > +
> > +	hwdev->min_line_size = 2;
> > +	hwdev->max_line_size = SZ_2K * ln_size_mult;
> > +	hwdev->rotation_memory[0] = SZ_1K * 64 * ln_size_mult;
> > +	hwdev->rotation_memory[1] = 0; /* no second rotation memory bank */
> > +
> > +	return 0;
> > +}
> > +
> > +void malidp500_enter_config_mode(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 status, count = 100;
> > +
> > +	malidp_hw_setbits(hwdev, MALIDP500_DC_CONFIG_REQ, MALIDP500_DC_CONTROL);
> > +	while (count) {
> > +		status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +		if ((status & MALIDP500_DC_CONFIG_REQ) == MALIDP500_DC_CONFIG_REQ)
> > +			break;
> > +		/*
> > +		 * entering config mode can take as long as the rendering
> > +		 * of a full frame, hence the long sleep here
> > +		 */
> > +		usleep_range(1000, 10000);
> > +		count--;
> > +	}
> > +	WARN(count == 0, "timeout while entering config mode");
> > +}
> > +
> > +void malidp500_leave_config_mode(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 status, count = 30;
> > +
> > +	malidp_hw_clearbits(hwdev, MALIDP500_DC_CONFIG_REQ, MALIDP500_DC_CONTROL);
> > +	while (count) {
> > +		status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +		if ((status & MALIDP500_DC_CONFIG_REQ) == 0)
> > +			break;
> > +		usleep_range(100, 1000);
> > +		count--;
> > +	}
> > +	WARN(count == 0, "timeout while leaving config mode");
> > +}
> > +
> > +bool malidp500_in_config_mode(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 status;
> > +
> > +	status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +	if ((status & MALIDP500_DC_CONFIG_REQ) == MALIDP500_DC_CONFIG_REQ)
> > +		return true;
> > +
> > +	return false;
> > +}
> > +
> > +void malidp500_set_config_valid(struct malidp_hw_device *hwdev)
> > +{
> > +	malidp_hw_setbits(hwdev, MALIDP_CFG_VALID, MALIDP500_CONFIG_VALID);
> > +}
> > +
> > +void malidp500_modeset(struct malidp_hw_device *hwdev, struct videomode *mode)
> > +{
> > +	u32 val = 0;
> > +
> > +	malidp_hw_clearbits(hwdev, MALIDP500_DC_CLEAR_MASK, MALIDP500_DC_CONTROL);
> > +	if (mode->flags & DISPLAY_FLAGS_HSYNC_HIGH)
> > +		val |= MALIDP500_HSYNCPOL;
> > +	if (mode->flags & DISPLAY_FLAGS_VSYNC_HIGH)
> > +		val |= MALIDP500_VSYNCPOL;
> > +	val |= MALIDP_DE_DEFAULT_PREFETCH_START;
> > +	malidp_hw_setbits(hwdev, val, MALIDP500_DC_CONTROL);
> > +
> > +	/*
> > +	 * Mali-DP500 encodes the background color like this:
> > +	 *    - red   @ MALIDP500_BGND_COLOR[12:0]
> > +	 *    - green @ MALIDP500_BGND_COLOR[27:16]
> > +	 *    - blue  @ (MALIDP500_BGND_COLOR + 4)[12:0]
> > +	 */
> > +	val = ((MALIDP_BGND_COLOR_G & 0xfff) << 16) |
> > +	      (MALIDP_BGND_COLOR_R & 0xfff);
> > +	malidp_hw_write(hwdev, val, MALIDP500_BGND_COLOR);
> > +	malidp_hw_write(hwdev, MALIDP_BGND_COLOR_B, MALIDP500_BGND_COLOR + 4);
> > +
> > +	val = MALIDP_DE_H_FRONTPORCH(mode->hfront_porch) |
> > +		MALIDP_DE_H_BACKPORCH(mode->hback_porch);
> > +	malidp_hw_write(hwdev, val, MALIDP500_TIMINGS_BASE + MALIDP_DE_H_TIMINGS);
> > +
> > +	val = MALIDP500_DE_V_FRONTPORCH(mode->vfront_porch) |
> > +		MALIDP_DE_V_BACKPORCH(mode->vback_porch);
> > +	malidp_hw_write(hwdev, val, MALIDP500_TIMINGS_BASE + MALIDP_DE_V_TIMINGS);
> > +
> > +	val = MALIDP_DE_H_SYNCWIDTH(mode->hsync_len) |
> > +		MALIDP_DE_V_SYNCWIDTH(mode->vsync_len);
> > +	malidp_hw_write(hwdev, val, MALIDP500_TIMINGS_BASE + MALIDP_DE_SYNC_WIDTH);
> > +
> > +	val = MALIDP_DE_H_ACTIVE(mode->hactive) | MALIDP_DE_V_ACTIVE(mode->vactive);
> > +	malidp_hw_write(hwdev, val, MALIDP500_TIMINGS_BASE + MALIDP_DE_HV_ACTIVE);
> > +
> > +	if (mode->flags & DISPLAY_FLAGS_INTERLACED)
> > +		malidp_hw_setbits(hwdev, MALIDP_DISP_FUNC_ILACED, MALIDP_DE_DISPLAY_FUNC);
> > +	else
> > +		malidp_hw_clearbits(hwdev, MALIDP_DISP_FUNC_ILACED, MALIDP_DE_DISPLAY_FUNC);
> > +}
> > +
> > +int malidp500_rotmem_required(struct malidp_hw_device *hwdev, u16 w, u16 h, u32 fmt)
> > +{
> > +	unsigned int depth;
> > +	int bpp;
> > +
> > +	/* RGB888 or BGR888 can't be rotated */
> > +	if ((fmt == DRM_FORMAT_RGB888) || (fmt == DRM_FORMAT_BGR888))
> > +		return -EINVAL;
> > +
> > +	/*
> > +	 * Each layer needs enough rotation memory to fit 8 lines
> > +	 * worth of pixel data. Required size is then:
> > +	 *    size = (rotated_width * bpp * 8 ) / 8;
> > +	 */
> > +	drm_fb_get_bpp_depth(fmt, &depth, &bpp);
> > +
> > +	return w * bpp;
> > +}
> > +
> > +static int malidp550_query_hw(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 conf = malidp_hw_read(hwdev, MALIDP550_CONFIG_ID);
> > +	u8 ln_size = (conf >> 4) & 0x3, rsize;
> > +
> > +	hwdev->min_line_size = 2;
> > +
> > +	switch (ln_size) {
> > +	case 0:
> > +		hwdev->max_line_size = SZ_2K;
> > +		/* two banks of 64KB for rotation memory */
> > +		rsize = 64;
> > +		break;
> > +	case 1:
> > +		hwdev->max_line_size = SZ_4K;
> > +		/* two banks of 128KB for rotation memory */
> > +		rsize = 128;
> > +		break;
> > +	case 2:
> > +		hwdev->max_line_size = 1280;
> > +		/* two banks of 40KB for rotation memory */
> > +		rsize = 40;
> > +		break;
> > +	case 3:
> > +		/* reserved value */
> > +		hwdev->max_line_size = 0;
> > +		return -EINVAL;
> > +	}
> > +
> > +	hwdev->rotation_memory[0] = hwdev->rotation_memory[1] = rsize * SZ_1K;
> > +	return 0;
> > +}
> > +
> > +void malidp550_enter_config_mode(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 status, count = 100;
> > +
> > +	malidp_hw_setbits(hwdev, MALIDP550_DC_CONFIG_REQ, MALIDP550_DC_CONTROL);
> > +	while (count) {
> > +		status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +		if ((status & MALIDP550_DC_CONFIG_REQ) == MALIDP550_DC_CONFIG_REQ)
> > +			break;
> > +		/*
> > +		 * entering config mode can take as long as the rendering
> > +		 * of a full frame, hence the long sleep here
> > +		 */
> > +		usleep_range(1000, 10000);
> > +		count--;
> > +	}
> > +	WARN(count == 0, "timeout while entering config mode");
> > +}
> > +
> > +void malidp550_leave_config_mode(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 status, count = 30;
> > +
> > +	malidp_hw_clearbits(hwdev, MALIDP550_DC_CONFIG_REQ, MALIDP550_DC_CONTROL);
> > +	while (count) {
> > +		status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +		if ((status & MALIDP550_DC_CONFIG_REQ) == 0)
> > +			break;
> > +		usleep_range(100, 1000);
> > +		count--;
> > +	}
> > +	WARN(count == 0, "timeout while leaving config mode");
> > +}
> > +
> > +bool malidp550_in_config_mode(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 status;
> > +
> > +	status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +	if ((status & MALIDP550_DC_CONFIG_REQ) == MALIDP550_DC_CONFIG_REQ)
> > +		return true;
> > +
> > +	return false;
> > +}
> > +
> > +void malidp550_set_config_valid(struct malidp_hw_device *hwdev)
> > +{
> > +	malidp_hw_setbits(hwdev, MALIDP_CFG_VALID, MALIDP550_CONFIG_VALID);
> > +}
> > +
> > +void malidp550_modeset(struct malidp_hw_device *hwdev, struct videomode *mode)
> > +{
> > +	u32 val = MALIDP_DE_DEFAULT_PREFETCH_START;
> > +
> > +	malidp_hw_write(hwdev, val, MALIDP550_DE_CONTROL);
> > +	/*
> > +	 * Mali-DP550 and Mali-DP650 encode the background color like this:
> > +	 *   - red   @ MALIDP550_DE_BGND_COLOR[23:16]
> > +	 *   - green @ MALIDP550_DE_BGND_COLOR[15:8]
> > +	 *   - blue  @ MALIDP550_DE_BGND_COLOR[7:0]
> > +	 *
> > +	 * We need to truncate the least significant 4 bits from the default
> > +	 * MALIDP_BGND_COLOR_x values
> > +	 */
> > +	val = (((MALIDP_BGND_COLOR_R >> 4) & 0xff) << 16) |
> > +	      (((MALIDP_BGND_COLOR_G >> 4) & 0xff) << 8) |
> > +	      ((MALIDP_BGND_COLOR_B >> 4) & 0xff);
> > +	malidp_hw_write(hwdev, val, MALIDP550_DE_BGND_COLOR);
> > +
> > +	val = MALIDP_DE_H_FRONTPORCH(mode->hfront_porch) |
> > +		MALIDP_DE_H_BACKPORCH(mode->hback_porch);
> > +	malidp_hw_write(hwdev, val, MALIDP550_TIMINGS_BASE + MALIDP_DE_H_TIMINGS);
> > +
> > +	val = MALIDP550_DE_V_FRONTPORCH(mode->vfront_porch) |
> > +		MALIDP_DE_V_BACKPORCH(mode->vback_porch);
> > +	malidp_hw_write(hwdev, val, MALIDP550_TIMINGS_BASE + MALIDP_DE_V_TIMINGS);
> > +
> > +	val = MALIDP_DE_H_SYNCWIDTH(mode->hsync_len) |
> > +		MALIDP_DE_V_SYNCWIDTH(mode->vsync_len);
> > +	if (mode->flags & DISPLAY_FLAGS_HSYNC_HIGH)
> > +		val |= MALIDP550_HSYNCPOL;
> > +	if (mode->flags & DISPLAY_FLAGS_VSYNC_HIGH)
> > +		val |= MALIDP550_VSYNCPOL;
> > +	malidp_hw_write(hwdev, val, MALIDP550_TIMINGS_BASE + MALIDP_DE_SYNC_WIDTH);
> > +
> > +	val = MALIDP_DE_H_ACTIVE(mode->hactive) | MALIDP_DE_V_ACTIVE(mode->vactive);
> > +	malidp_hw_write(hwdev, val, MALIDP550_TIMINGS_BASE + MALIDP_DE_HV_ACTIVE);
> > +
> > +	if (mode->flags & DISPLAY_FLAGS_INTERLACED)
> > +		malidp_hw_setbits(hwdev, MALIDP_DISP_FUNC_ILACED, MALIDP_DE_DISPLAY_FUNC);
> > +	else
> > +		malidp_hw_clearbits(hwdev, MALIDP_DISP_FUNC_ILACED, MALIDP_DE_DISPLAY_FUNC);
> > +}
> > +
> > +int malidp550_rotmem_required(struct malidp_hw_device *hwdev, u16 w, u16 h, u32 fmt)
> > +{
> > +	u32 bytes_per_col;
> > +
> > +	/* raw RGB888 or BGR888 can't be rotated */
> > +	if ((fmt == DRM_FORMAT_RGB888) || (fmt == DRM_FORMAT_BGR888))
> > +		return -EINVAL;
> > +
> > +	switch (fmt) {
> > +	/* 8 lines at 4 bytes per pixel */
> > +	case DRM_FORMAT_ARGB2101010:
> > +	case DRM_FORMAT_ABGR2101010:
> > +	case DRM_FORMAT_RGBA1010102:
> > +	case DRM_FORMAT_BGRA1010102:
> > +	case DRM_FORMAT_ARGB8888:
> > +	case DRM_FORMAT_ABGR8888:
> > +	case DRM_FORMAT_RGBA8888:
> > +	case DRM_FORMAT_BGRA8888:
> > +	case DRM_FORMAT_XRGB8888:
> > +	case DRM_FORMAT_XBGR8888:
> > +	case DRM_FORMAT_RGBX8888:
> > +	case DRM_FORMAT_BGRX8888:
> > +	case DRM_FORMAT_RGB888:
> > +	case DRM_FORMAT_BGR888:
> > +	/* 16 lines at 2 bytes per pixel */
> > +	case DRM_FORMAT_RGBA5551:
> > +	case DRM_FORMAT_ABGR1555:
> > +	case DRM_FORMAT_RGB565:
> > +	case DRM_FORMAT_BGR565:
> > +	case DRM_FORMAT_UYVY:
> > +	case DRM_FORMAT_YUYV:
> > +		bytes_per_col = 32;
> > +		break;
> > +	/* 16 lines at 1.5 bytes per pixel */
> > +	case DRM_FORMAT_NV12:
> > +	case DRM_FORMAT_YUV420:
> > +		bytes_per_col = 24;
> > +		break;
> > +	default:
> > +		return -EINVAL;
> > +	}
> > +
> > +	return w * bytes_per_col;
> > +}
> > +
> > +static int malidp650_query_hw(struct malidp_hw_device *hwdev)
> > +{
> > +	u32 conf = malidp_hw_read(hwdev, MALIDP550_CONFIG_ID);
> > +	u8 ln_size = (conf >> 4) & 0x3, rsize;
> > +
> > +	hwdev->min_line_size = 4;
> > +
> > +	switch (ln_size) {
> > +	case 0:
> > +	case 2:
> > +		/* reserved values */
> > +		hwdev->max_line_size = 0;
> > +		return -EINVAL;
> > +	case 1:
> > +		hwdev->max_line_size = SZ_4K;
> > +		/* two banks of 128KB for rotation memory */
> > +		rsize = 128;
> > +		break;
> > +	case 3:
> > +		hwdev->max_line_size = 2560;
> > +		/* two banks of 80KB for rotation memory */
> > +		rsize = 80;
> > +	}
> > +
> > +	hwdev->rotation_memory[0] = hwdev->rotation_memory[1] = rsize * SZ_1K;
> > +	return 0;
> > +}
> > +
> > +const struct malidp_hw_device malidp_device[MALIDP_MAX_DEVICES] = {
> > +	[MALIDP_500] = {
> > +		.map = {
> > +			.se_base = MALIDP500_SE_BASE,
> > +			.dc_base = MALIDP500_DC_BASE,
> > +			.de_irq_map = {
> > +				.irq_mask = MALIDP_DE_IRQ_UNDERRUN |
> > +					    MALIDP500_DE_IRQ_AXI_ERR |
> > +					    MALIDP500_DE_IRQ_VSYNC |
> > +					    MALIDP500_DE_IRQ_GLOBAL,
> > +				.vsync_irq = MALIDP500_DE_IRQ_VSYNC,
> > +			},
> > +			.se_irq_map = {
> > +				.irq_mask = MALIDP500_SE_IRQ_CONF_MODE,
> > +				.vsync_irq = 0,
> > +			},
> > +			.dc_irq_map = {
> > +				.irq_mask = MALIDP500_DE_IRQ_CONF_VALID,
> > +				.vsync_irq = MALIDP500_DE_IRQ_CONF_VALID,
> > +			},
> > +			.layers = malidp500_layers,
> > +			.n_layers = ARRAY_SIZE(malidp500_layers),
> > +			.input_formats = malidp500_de_formats,
> > +			.n_input_formats = ARRAY_SIZE(malidp500_de_formats),
> > +			.out_depth_base = MALIDP500_OUTPUT_DEPTH,
> > +			.features = 0,	/* no CLEARIRQ register */
> > +		},
> > +		.query_hw = malidp500_query_hw,
> > +		.enter_config_mode = malidp500_enter_config_mode,
> > +		.leave_config_mode = malidp500_leave_config_mode,
> > +		.in_config_mode = malidp500_in_config_mode,
> > +		.set_config_valid = malidp500_set_config_valid,
> > +		.modeset = malidp500_modeset,
> > +		.rotmem_required = malidp500_rotmem_required,
> > +	},
> > +	[MALIDP_550] = {
> > +		.map = {
> > +			.se_base = MALIDP550_SE_BASE,
> > +			.dc_base = MALIDP550_DC_BASE,
> > +			.de_irq_map = {
> > +				.irq_mask = MALIDP_DE_IRQ_UNDERRUN |
> > +					    MALIDP550_DE_IRQ_VSYNC,
> > +				.vsync_irq = MALIDP550_DE_IRQ_VSYNC,
> > +			},
> > +			.se_irq_map = {
> > +				.irq_mask = MALIDP550_SE_IRQ_EOW |
> > +					    MALIDP550_SE_IRQ_AXI_ERR,
> > +			},
> > +			.dc_irq_map = {
> > +				.irq_mask = MALIDP550_DC_IRQ_CONF_VALID,
> > +				.vsync_irq = MALIDP550_DC_IRQ_CONF_VALID,
> > +			},
> > +			.layers = malidp550_layers,
> > +			.n_layers = ARRAY_SIZE(malidp550_layers),
> > +			.input_formats = malidp550_de_formats,
> > +			.n_input_formats = ARRAY_SIZE(malidp550_de_formats),
> > +			.out_depth_base = MALIDP550_DE_OUTPUT_DEPTH,
> > +			.features = MALIDP_REGMAP_HAS_CLEARIRQ,
> > +		},
> > +		.query_hw = malidp550_query_hw,
> > +		.enter_config_mode = malidp550_enter_config_mode,
> > +		.leave_config_mode = malidp550_leave_config_mode,
> > +		.in_config_mode = malidp550_in_config_mode,
> > +		.set_config_valid = malidp550_set_config_valid,
> > +		.modeset = malidp550_modeset,
> > +		.rotmem_required = malidp550_rotmem_required,
> > +	},
> > +	[MALIDP_650] = {
> > +		.map = {
> > +			.se_base = MALIDP550_SE_BASE,
> > +			.dc_base = MALIDP550_DC_BASE,
> > +			.de_irq_map = {
> > +				.irq_mask = MALIDP_DE_IRQ_UNDERRUN |
> > +					    MALIDP650_DE_IRQ_DRIFT |
> > +					    MALIDP550_DE_IRQ_VSYNC,
> > +				.vsync_irq = MALIDP550_DE_IRQ_VSYNC,
> > +			},
> > +			.se_irq_map = {
> > +				.irq_mask = MALIDP550_SE_IRQ_EOW |
> > +					    MALIDP550_SE_IRQ_AXI_ERR,
> > +			},
> > +			.dc_irq_map = {
> > +				.irq_mask = MALIDP550_DC_IRQ_CONF_VALID,
> > +				.vsync_irq = MALIDP550_DC_IRQ_CONF_VALID,
> > +			},
> > +			.layers = malidp550_layers,
> > +			.n_layers = ARRAY_SIZE(malidp550_layers),
> > +			.input_formats = malidp650_de_formats,
> > +			.n_input_formats = ARRAY_SIZE(malidp650_de_formats),
> > +			.out_depth_base = MALIDP550_DE_OUTPUT_DEPTH,
> > +			.features = MALIDP_REGMAP_HAS_CLEARIRQ,
> > +		},
> > +		.query_hw = malidp650_query_hw,
> > +		.enter_config_mode = malidp550_enter_config_mode,
> > +		.leave_config_mode = malidp550_leave_config_mode,
> > +		.in_config_mode = malidp550_in_config_mode,
> > +		.set_config_valid = malidp550_set_config_valid,
> > +		.modeset = malidp550_modeset,
> > +		.rotmem_required = malidp550_rotmem_required,
> > +	},
> > +};
> > +
> > +u8 malidp_hw_get_format_id(const struct malidp_hw_regmap *map,
> > +			   u8 layer_id, u32 format)
> > +{
> > +	unsigned int i;
> > +
> > +	for (i = 0; i < map->n_input_formats; i++) {
> > +		if (((map->input_formats[i].layer & layer_id) == layer_id) &&
> > +		    (map->input_formats[i].format == format))
> > +			return map->input_formats[i].id;
> > +	}
> > +
> > +	return (u8)-1;
> > +}
> > +
> > +
> > +u32 malidp_hw_read(struct malidp_hw_device *hwdev, u32 reg)
> > +{
> > +	u32 value = readl(hwdev->regs + reg);
> > +	return value;
> > +}
> > +
> > +void malidp_hw_write(struct malidp_hw_device *hwdev, u32 value, u32 reg)
> > +{
> > +	writel(value, hwdev->regs + reg);
> > +}
> > +
> > +void malidp_hw_setbits(struct malidp_hw_device *hwdev, u32 mask, u32 reg)
> > +{
> > +	u32 data = malidp_hw_read(hwdev, reg);
> > +
> > +	data |= mask;
> > +	malidp_hw_write(hwdev, data, reg);
> > +}
> > +
> > +void malidp_hw_clearbits(struct malidp_hw_device *hwdev, u32 mask, u32 reg)
> > +{
> > +	u32 data = malidp_hw_read(hwdev, reg);
> > +
> > +	data &= ~mask;
> > +	malidp_hw_write(hwdev, data, reg);
> > +}
> > +
> > +void malidp_hw_clear_irq(struct malidp_hw_device *hwdev, u8 block, u32 irq)
> > +{
> > +	u32 base = 0;
> > +
> > +	switch (block) {
> > +	case MALIDP_DE_BLOCK:
> > +		base = 0;
> > +		break;
> > +	case MALIDP_SE_BLOCK:
> > +		base = hwdev->map.se_base;
> > +		break;
> > +	case MALIDP_DC_BLOCK:
> > +		base = hwdev->map.dc_base;
> > +		break;
> > +	}
> > +
> > +	if (hwdev->map.features & MALIDP_REGMAP_HAS_CLEARIRQ)
> > +		malidp_hw_write(hwdev, irq, base + MALIDP_REG_CLEARIRQ);
> > +	else
> > +		malidp_hw_write(hwdev, irq, base + MALIDP_REG_STATUS);
> > +}
> > +
> > +void malidp_hw_disable_irq(struct malidp_hw_device *hwdev, u8 block, u32 irq)
> > +{
> > +	u32 base = 0;
> > +
> > +	switch (block) {
> > +	case MALIDP_DE_BLOCK:
> > +		base = 0;
> > +		break;
> > +	case MALIDP_SE_BLOCK:
> > +		base = hwdev->map.se_base;
> > +		break;
> > +	case MALIDP_DC_BLOCK:
> > +		base = hwdev->map.dc_base;
> > +		break;
> > +	}
> > +
> > +	malidp_hw_clearbits(hwdev, irq, base + MALIDP_REG_MASKIRQ);
> > +}
> > +
> > +void malidp_hw_enable_irq(struct malidp_hw_device *hwdev, u8 block, u32 irq)
> > +{
> > +	u32 base = 0;
> > +
> > +	switch (block) {
> > +	case MALIDP_DE_BLOCK:
> > +		base = 0;
> > +		break;
> > +	case MALIDP_SE_BLOCK:
> > +		base = hwdev->map.se_base;
> > +		break;
> > +	case MALIDP_DC_BLOCK:
> > +		base = hwdev->map.dc_base;
> > +		break;
> > +	}
> > +
> > +	malidp_hw_setbits(hwdev, irq, base + MALIDP_REG_MASKIRQ);
> > +}
> > +
> > +static irqreturn_t malidp_de_irq(int irq, void *arg)
> > +{
> > +	struct drm_device *drm = arg;
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev;
> > +	const struct malidp_irq_map *de;
> > +	u32 status, mask, dc_status;
> > +	irqreturn_t ret = IRQ_NONE;
> > +
> > +	if (!drm->dev_private)
> > +		return IRQ_HANDLED;
> > +
> > +	hwdev = malidp->dev;
> > +	de = &hwdev->map.de_irq_map;
> > +
> > +	/* first handle the config valid IRQ */
> > +	dc_status = malidp_hw_read(hwdev, hwdev->map.dc_base + MALIDP_REG_STATUS);
> > +	if (dc_status & hwdev->map.dc_irq_map.vsync_irq) {
> > +		/* we have a page flip event */
> > +		atomic_set(&malidp->config_valid, 1);
> > +		malidp_hw_clear_irq(hwdev, MALIDP_DC_BLOCK, dc_status);
> > +		ret = IRQ_WAKE_THREAD;
> > +	}
> > +
> > +	status = malidp_hw_read(hwdev, MALIDP_REG_STATUS);
> > +	if (!(status & de->irq_mask))
> > +		return ret;
> > +
> > +	mask = malidp_hw_read(hwdev, MALIDP_REG_MASKIRQ);
> > +	status &= mask;
> > +	if (status & de->vsync_irq)
> > +		drm_crtc_handle_vblank(&malidp->crtc);
> > +
> > +	malidp_hw_clear_irq(hwdev, MALIDP_DE_BLOCK, status);
> > +
> > +	return (ret == IRQ_NONE) ? IRQ_HANDLED : ret;
> > +}
> > +
> > +static irqreturn_t malidp_de_irq_thread_handler(int irq, void *arg)
> > +{
> > +	struct drm_device *drm = arg;
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +
> > +	wake_up(&malidp->wq);
> > +
> > +	return IRQ_HANDLED;
> > +}
> > +
> > +int malidp_de_irq_init(struct drm_device *drm, int irq)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +	int ret;
> > +
> > +	/* ensure interrupts are disabled */
> > +	malidp_hw_disable_irq(hwdev, MALIDP_DC_BLOCK, 0xffffffff);
> > +	malidp_hw_clear_irq(hwdev, MALIDP_DC_BLOCK, 0xffffffff);
> > +	malidp_hw_disable_irq(hwdev, MALIDP_DE_BLOCK, 0xffffffff);
> > +	malidp_hw_clear_irq(hwdev, MALIDP_DE_BLOCK, 0xffffffff);
> > +
> > +	ret = devm_request_threaded_irq(drm->dev, irq, malidp_de_irq,
> > +					malidp_de_irq_thread_handler,
> > +					IRQF_SHARED, "malidp-de", drm);
> > +	if (ret < 0) {
> > +		DRM_ERROR("failed to install DE IRQ handler\n");
> > +		return ret;
> > +	}
> > +
> > +	/* first enable the DC block IRQs */
> > +	malidp_hw_enable_irq(hwdev, MALIDP_DC_BLOCK,
> > +			     hwdev->map.dc_irq_map.irq_mask);
> > +
> > +	/* now enable the DE block IRQs */
> > +	malidp_hw_enable_irq(hwdev, MALIDP_DE_BLOCK,
> > +			     hwdev->map.de_irq_map.irq_mask);
> > +
> > +	return 0;
> > +}
> > +
> > +void malidp_de_irq_cleanup(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +
> > +	malidp_hw_disable_irq(hwdev, MALIDP_DE_BLOCK,
> > +			      hwdev->map.de_irq_map.irq_mask);
> > +	malidp_hw_disable_irq(hwdev, MALIDP_DC_BLOCK,
> > +			      hwdev->map.dc_irq_map.irq_mask);
> > +}
> > +
> > +static irqreturn_t malidp_se_irq(int irq, void *arg)
> > +{
> > +	struct drm_device *drm = arg;
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +	u32 status, mask;
> > +
> > +	status = malidp_hw_read(hwdev, hwdev->map.se_base + MALIDP_REG_STATUS);
> > +	if (!(status & hwdev->map.se_irq_map.irq_mask))
> > +		return IRQ_NONE;
> > +
> > +	mask = malidp_hw_read(hwdev, hwdev->map.se_base + MALIDP_REG_MASKIRQ);
> > +	status = malidp_hw_read(hwdev, hwdev->map.se_base + MALIDP_REG_STATUS);
> > +	status &= mask;
> > +	/* ToDo: status decoding and firing up of VSYNC and page flip events */
> > +
> > +	malidp_hw_clear_irq(hwdev, MALIDP_SE_BLOCK, status);
> > +	/* return IRQ_WAKE_THREAD; */
> > +	return IRQ_HANDLED;
> > +}
> > +
> > +static irqreturn_t malidp_se_irq_thread_handler(int irq, void *arg)
> > +{
> > +	return IRQ_HANDLED;
> > +}
> > +
> > +int malidp_se_irq_init(struct drm_device *drm, int irq)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +	int ret;
> > +
> > +	/* ensure interrupts are disabled */
> > +	malidp_hw_disable_irq(hwdev, MALIDP_SE_BLOCK, 0xffffffff);
> > +	malidp_hw_clear_irq(hwdev, MALIDP_SE_BLOCK, 0xffffffff);
> > +
> > +	ret = devm_request_threaded_irq(drm->dev, irq, malidp_se_irq,
> > +					malidp_se_irq_thread_handler,
> > +					IRQF_SHARED, "malidp-se", drm);
> > +	if (ret < 0) {
> > +		DRM_ERROR("failed to install SE IRQ handler\n");
> > +		return ret;
> > +	}
> > +
> > +	malidp_hw_enable_irq(hwdev, MALIDP_SE_BLOCK,
> > +			     hwdev->map.se_irq_map.irq_mask);
> > +
> > +	return 0;
> > +}
> > +
> > +void malidp_se_irq_cleanup(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_hw_device *hwdev = malidp->dev;
> > +
> > +	malidp_hw_disable_irq(hwdev, MALIDP_SE_BLOCK,
> > +			      hwdev->map.se_irq_map.irq_mask);
> > +}
> > diff --git a/drivers/gpu/drm/arm/malidp_hw.h b/drivers/gpu/drm/arm/malidp_hw.h
> > new file mode 100644
> > index 0000000..fab1fe7
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_hw.h
> > @@ -0,0 +1,189 @@
> > +/*
> > + *
> > + * (C) COPYRIGHT 2013-2016 ARM Limited. All rights reserved.
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP hardware manipulation routines.
> > + */
> > +
> > +#ifndef __MALIDP_HW_H__
> > +#define __MALIDP_HW_H__
> > +
> > +#include <drm/drm_fourcc.h>
> > +#include <linux/bitops.h>
> > +
> > +struct videomode;
> > +struct clk;
> > +
> > +/* Mali DP IP blocks */
> > +enum {
> > +	MALIDP_DE_BLOCK = 0,
> > +	MALIDP_SE_BLOCK,
> > +	MALIDP_DC_BLOCK
> > +};
> > +
> > +/* Mali DP layer IDs */
> > +enum {
> > +	DE_VIDEO1 = BIT(0),
> > +	DE_GRAPHICS1 = BIT(1),
> > +	DE_GRAPHICS2 = BIT(2), /* used only in DP500 */
> > +	DE_VIDEO2 = BIT(3),
> > +	DE_SMART = BIT(4),
> > +};
> > +
> > +struct malidp_input_format {
> > +	u8 layer;		/* bitmask of layers supporting it */
> > +	u8 id;			/* used internally */
> > +	u32 format;		/* DRM fourcc */
> > +};
> > +
> > +/*
> > + * hide the differences between register maps
> > + * by using a common structure to hold the
> > + * base register offsets
> > + */
> > +
> > +struct malidp_irq_map {
> > +	u32 irq_mask;		/* mask of IRQs that can be enabled in the block */
> > +	u32 vsync_irq;		/* IRQ bit used for signaling during VSYNC */
> > +};
> > +
> > +struct malidp_layer {
> > +	u8 id;			/* layer ID */
> > +	u16 base;		/* address offset for the register bank */
> > +	u16 ptr;		/* address offset for the pointer register */
> > +};
> > +
> > +/* regmap features */
> > +#define MALIDP_REGMAP_HAS_CLEARIRQ	(1 << 0)
> > +
> > +struct malidp_hw_regmap {
> > +	/* address offset of the DE register bank */
> > +	/* is always 0x0000 */
> > +	/* address offset of the SE registers bank */
> > +	const u16 se_base;
> > +	/* address offset of the DC registers bank */
> > +	const u16 dc_base;
> > +
> > +	const struct malidp_irq_map de_irq_map;
> > +	const struct malidp_irq_map se_irq_map;
> > +	const struct malidp_irq_map dc_irq_map;
> > +
> > +	/* list of supported layers */
> > +	const struct malidp_layer *layers;
> > +	const u8 n_layers;
> > +
> > +	/* list of supported input formats for each layer */
> > +	const struct malidp_input_format *input_formats;
> > +	const u8 n_input_formats;
> > +
> > +	/* address offset for the output depth register */
> > +	const u16 out_depth_base;
> > +
> > +	/* bitmap with register map features */
> > +	const u8 features;
> > +};
> > +
> > +struct malidp_hw_device {
> > +	const struct malidp_hw_regmap map;
> > +	void __iomem *regs;
> > +
> > +	/* APB clock */
> > +	struct clk *pclk;
> > +	/* AXI clock */
> > +	struct clk *aclk;
> > +	/* main clock for display core */
> > +	struct clk *mclk;
> > +	/* pixel clock for display core */
> > +	struct clk *pxlclk;
> > +
> > +	/*
> > +	 * Validate the driver instance against the hardware bits
> > +	 */
> > +	int (*query_hw)(struct malidp_hw_device *hwdev);
> > +
> > +	/*
> > +	 * Set the hardware into config mode, ready to accept mode changes
> > +	 */
> > +	void (*enter_config_mode)(struct malidp_hw_device *hwdev);
> > +
> > +	/*
> > +	 * Tell hardware to exit configuration mode
> > +	 */
> > +	void (*leave_config_mode)(struct malidp_hw_device *hwdev);
> > +
> > +	/*
> > +	 * Query if hardware is in configuration mode
> > +	 */
> > +	bool (*in_config_mode)(struct malidp_hw_device *hwdev);
> > +
> > +	/*
> > +	 * Set configuration valid flag for hardware parameters that can
> > +	 * be changed outside the configuration mode. Hardware will use
> > +	 * the new settings when config valid is set after the end of the
> > +	 * current buffer scanout
> > +	 */
> > +	void (*set_config_valid)(struct malidp_hw_device *hwdev);
> > +
> > +	/*
> > +	 * Set a new mode in hardware. Requires the hardware to be in
> > +	 * configuration mode before this function is called.
> > +	 */
> > +	void (*modeset)(struct malidp_hw_device *hwdev, struct videomode *m);
> > +
> > +	/*
> > +	 * Calculate the required rotation memory given the active area
> > +	 * and the buffer format.
> > +	 */
> > +	int (*rotmem_required)(struct malidp_hw_device *hwdev, u16 w, u16 h, u32 fmt);
> > +
> > +	u8 features;
> > +
> > +	u8 min_line_size;
> > +	u16 max_line_size;
> > +
> > +	/* size of memory used for rotating layers, up to two banks available */
> > +	u32 rotation_memory[2];
> > +};
> > +
> > +/* Supported variants of the hardware */
> > +enum {
> > +	MALIDP_500 = 0,
> > +	MALIDP_550,
> > +	MALIDP_650,
> > +	/* keep the next entry last */
> > +	MALIDP_MAX_DEVICES
> > +};
> > +
> > +extern const struct malidp_hw_device malidp_device[MALIDP_MAX_DEVICES];
> > +
> > +u32 malidp_hw_read(struct malidp_hw_device *hwdev, u32 reg);
> > +void malidp_hw_write(struct malidp_hw_device *hwdev, u32 value, u32 reg);
> > +void malidp_hw_setbits(struct malidp_hw_device *hwdev, u32 mask, u32 reg);
> > +void malidp_hw_clearbits(struct malidp_hw_device *hwdev, u32 mask, u32 reg);
> > +void malidp_hw_clear_irq(struct malidp_hw_device *hwdev, u8 block, u32 irq);
> > +void malidp_hw_disable_irq(struct malidp_hw_device *hwdev, u8 block, u32 irq);
> > +void malidp_hw_enable_irq(struct malidp_hw_device *hwdev, u8 block, u32 irq);
> > +
> > +int malidp_de_irq_init(struct drm_device *drm, int irq);
> > +int malidp_se_irq_init(struct drm_device *drm, int irq);
> > +void malidp_de_irq_cleanup(struct drm_device *drm);
> > +void malidp_se_irq_cleanup(struct drm_device *drm);
> > +
> > +u8 malidp_hw_get_format_id(const struct malidp_hw_regmap *map,
> > +			   u8 layer_id, u32 format);
> > +
> > +/*
> > + * background color components are defined as 12bits values,
> > + * they will be shifted right when stored on hardware that
> > + * supports only 8bits per channel
> > + */
> > +#define MALIDP_BGND_COLOR_R		0x000
> > +#define MALIDP_BGND_COLOR_G		0x000
> > +#define MALIDP_BGND_COLOR_B		0x000
> > +
> > +#endif  /* __MALIDP_HW_H__ */
> > diff --git a/drivers/gpu/drm/arm/malidp_planes.c b/drivers/gpu/drm/arm/malidp_planes.c
> > new file mode 100644
> > index 0000000..665aa0e
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_planes.c
> > @@ -0,0 +1,337 @@
> > +/*
> > + * (C) COPYRIGHT 2016 ARM Limited. All rights reserved.
> > + * Author: Liviu Dudau <Liviu.Dudau@arm.com>
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP plane manipulation routines.
> > + */
> > +
> > +#include <drm/drmP.h>
> > +#include <drm/drm_atomic_helper.h>
> > +#include <drm/drm_fb_cma_helper.h>
> > +#include <drm/drm_gem_cma_helper.h>
> > +#include <drm/drm_plane_helper.h>
> > +
> > +#include "malidp_hw.h"
> > +#include "malidp_drv.h"
> > +
> > +/* Layer specific register offsets */
> > +#define MALIDP_LAYER_FORMAT		0x000
> > +#define MALIDP_LAYER_CONTROL		0x004
> > +#define   LAYER_ENABLE			(1 << 0)
> > +#define   LAYER_ROT_OFFSET		8
> > +#define   LAYER_H_FLIP			(1 << 10)
> > +#define   LAYER_V_FLIP			(1 << 11)
> > +#define   LAYER_ROT_MASK		(0xf << 8)
> > +#define MALIDP_LAYER_SIZE		0x00c
> > +#define   LAYER_H_VAL(x)		(((x) & 0x1fff) << 0)
> > +#define   LAYER_V_VAL(x)		(((x) & 0x1fff) << 16)
> > +#define MALIDP_LAYER_COMP_SIZE		0x010
> > +#define MALIDP_LAYER_OFFSET		0x014
> > +#define MALIDP_LAYER_STRIDE		0x018
> > +
> > +static void malidp_de_plane_destroy(struct drm_plane *plane)
> > +{
> > +	struct malidp_plane *mp = to_malidp_plane(plane);
> > +
> > +	if (mp->base.fb)
> > +		drm_framebuffer_unreference(mp->base.fb);
> > +
> > +	drm_plane_helper_disable(plane);
> > +	drm_plane_cleanup(plane);
> > +	devm_kfree(plane->dev->dev, mp);
> > +}
> > +
> > +static int malidp_de_atomic_update_plane(struct drm_plane *plane,
> > +					 struct drm_crtc *crtc,
> > +					 struct drm_framebuffer *fb,
> > +					 int crtc_x, int crtc_y,
> > +					 unsigned int crtc_w,
> > +					 unsigned int crtc_h,
> > +					 uint32_t src_x, uint32_t src_y,
> > +					 uint32_t src_w, uint32_t src_h)
> > +{
> > +	return drm_atomic_helper_update_plane(plane, crtc, fb, crtc_x, crtc_y,
> > +					      crtc_w, crtc_h, src_x, src_y,
> > +					      src_w, src_h);
> > +}
> > +
> > +static int malidp_de_plane_atomic_set_property(struct drm_plane *plane,
> > +					       struct drm_plane_state *state,
> > +					       struct drm_property *property,
> > +					       uint64_t val)
> > +{
> > +	return drm_atomic_helper_plane_set_property(plane, property, val);
> > +}
> > +
> > +static const struct drm_plane_funcs malidp_de_plane_funcs = {
> > +	.update_plane = malidp_de_atomic_update_plane,
> > +	.disable_plane = drm_atomic_helper_disable_plane,
> > +	.destroy = malidp_de_plane_destroy,
> > +	.reset = drm_atomic_helper_plane_reset,
> > +	.set_property = drm_atomic_helper_plane_set_property,
> > +	.atomic_set_property = malidp_de_plane_atomic_set_property,
> > +	.atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state,
> > +	.atomic_destroy_state = drm_atomic_helper_plane_destroy_state,
> > +};
> > +
> > +static int malidp_de_plane_check(struct drm_plane *plane,
> > +				 struct drm_plane_state *state)
> > +{
> > +	struct malidp_plane *mp = to_malidp_plane(plane);
> > +	u32 src_w, src_h;
> > +
> > +	if (!state->crtc || !state->fb)
> > +		return 0;
> > +
> > +	src_w = state->src_w >> 16;
> > +	src_h = state->src_h >> 16;
> > +
> > +	if ((state->crtc_w > mp->hwdev->max_line_size) ||
> > +	    (state->crtc_h > mp->hwdev->max_line_size) ||
> > +	    (state->crtc_w < mp->hwdev->min_line_size) ||
> > +	    (state->crtc_h < mp->hwdev->min_line_size) ||
> > +	    (state->crtc_w != src_w) || (state->crtc_h != src_h))
> > +		return -EINVAL;
> > +
> > +	/* packed RGB888 / BGR888 can't be rotated or flipped */
> > +	if (state->rotation != BIT(DRM_ROTATE_0) &&
> > +	    (state->fb->pixel_format == DRM_FORMAT_RGB888 ||
> > +	     state->fb->pixel_format == DRM_FORMAT_BGR888))
> > +		return -EINVAL;
> > +
> > +	mp->rotmem_size = 0;
> > +	if (state->rotation & MALIDP_ROTATED_MASK) {
> > +		int val;
> > +
> > +		val = mp->hwdev->rotmem_required(mp->hwdev, state->crtc_h,
> > +						 state->crtc_w,
> > +						 state->fb->pixel_format);
> > +		if (val < 0)
> > +			return val;
> > +
> > +		mp->rotmem_size = val;
> > +	}
> > +
> > +	return 0;
> > +}
> > +
> > +static void malidp_de_plane_update(struct drm_plane *plane,
> > +				   struct drm_plane_state *old_state)
> > +{
> > +	struct drm_gem_cma_object *obj;
> > +	struct malidp_plane *mp;
> > +	const struct malidp_hw_regmap *map;
> > +	u8 format_id;
> > +	u16 ptr;
> > +	u32 format, src_w, src_h, dest_w, dest_h, val = 0;
> > +	int num_planes, i;
> > +
> > +	mp = to_malidp_plane(plane);
> > +
> > +#ifdef MALIDP_ENABLE_BGND_COLOR_AS_PRIMARY_PLANE
> > +	/* skip the primary plane, it is using the background color */
> > +	if (!mp->layer || !mp->layer->id)
> > +		return;
> > +#endif
> > +
> > +	map = &mp->hwdev->map;
> > +	format = plane->state->fb->pixel_format;
> > +	format_id = malidp_hw_get_format_id(map, mp->layer->id, format);
> > +	if (format_id == (u8)-1)
> > +		return;
> > +
> > +	num_planes = drm_format_num_planes(format);
> > +
> > +	/* convert src values from Q16 fixed point to integer */
> > +	src_w = plane->state->src_w >> 16;
> > +	src_h = plane->state->src_h >> 16;
> > +	if (plane->state->rotation & MALIDP_ROTATED_MASK) {
> > +		dest_w = plane->state->crtc_h;
> > +		dest_h = plane->state->crtc_w;
> > +	} else {
> > +		dest_w = plane->state->crtc_w;
> > +		dest_h = plane->state->crtc_h;
> > +	}
> > +
> > +	malidp_hw_write(mp->hwdev, format_id, mp->layer->base);
> > +
> > +	for (i = 0; i < num_planes; i++) {
> > +		/* calculate the offset for the layer's plane registers */
> > +		ptr = mp->layer->ptr + (i << 4);
> > +
> > +		obj = drm_fb_cma_get_gem_obj(plane->state->fb, i);
> > +		malidp_hw_write(mp->hwdev, lower_32_bits(obj->paddr), ptr);
> > +		malidp_hw_write(mp->hwdev, upper_32_bits(obj->paddr), ptr + 4);
> > +		malidp_hw_write(mp->hwdev, plane->state->fb->pitches[i],
> > +				mp->layer->base + MALIDP_LAYER_STRIDE);
> > +	}
> > +
> > +	malidp_hw_write(mp->hwdev, LAYER_H_VAL(src_w) | LAYER_V_VAL(src_h),
> > +			mp->layer->base + MALIDP_LAYER_SIZE);
> > +
> > +	malidp_hw_write(mp->hwdev, LAYER_H_VAL(dest_w) | LAYER_V_VAL(dest_h),
> > +			mp->layer->base + MALIDP_LAYER_COMP_SIZE);
> > +
> > +	malidp_hw_write(mp->hwdev, LAYER_H_VAL(plane->state->crtc_x) |
> > +			LAYER_V_VAL(plane->state->crtc_y),
> > +			mp->layer->base + MALIDP_LAYER_OFFSET);
> > +
> > +	/* first clear the rotation bits in the register */
> > +	malidp_hw_clearbits(mp->hwdev, LAYER_ROT_MASK,
> > +			    mp->layer->base + MALIDP_LAYER_CONTROL);
> > +
> > +	/* setup the rotation and axis flip bits */
> > +	if (plane->state->rotation & DRM_ROTATE_MASK)
> > +		val = ilog2(plane->state->rotation & DRM_ROTATE_MASK) << LAYER_ROT_OFFSET;
> > +	if (plane->state->rotation & BIT(DRM_REFLECT_X))
> > +		val |= LAYER_V_FLIP;
> > +	if (plane->state->rotation & BIT(DRM_REFLECT_Y))
> > +		val |= LAYER_H_FLIP;
> > +
> > +	/* set the 'enable layer' bit */
> > +	val |= LAYER_ENABLE;
> > +
> > +	malidp_hw_setbits(mp->hwdev, val,
> > +			  mp->layer->base + MALIDP_LAYER_CONTROL);
> > +}
> > +
> > +static void malidp_de_plane_disable(struct drm_plane *plane,
> > +				    struct drm_plane_state *state)
> > +{
> > +	struct malidp_plane *mp = to_malidp_plane(plane);
> > +
> > +	malidp_hw_clearbits(mp->hwdev, LAYER_ENABLE,
> > +			    mp->layer->base + MALIDP_LAYER_CONTROL);
> > +}
> > +
> > +static const struct drm_plane_helper_funcs malidp_de_plane_helper_funcs = {
> > +	.atomic_check = malidp_de_plane_check,
> > +	.atomic_update = malidp_de_plane_update,
> > +	.atomic_disable = malidp_de_plane_disable,
> > +};
> > +
> > +#ifdef MALIDP_ENABLE_BGND_COLOR_AS_PRIMARY_PLANE
> > +static const uint32_t safe_modeset_formats[] = {
> > +	DRM_FORMAT_XRGB8888,
> > +	DRM_FORMAT_ARGB8888,
> > +};
> > +
> > +static int malidp_de_create_primary_plane(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	struct malidp_plane *plane;
> > +	int ret;
> > +
> > +	plane = devm_kzalloc(drm->dev, sizeof(*plane), GFP_KERNEL);
> > +	if (!plane)
> > +		return -ENOMEM;
> > +
> > +	ret = drm_universal_plane_init(drm, &plane->base, 0,
> > +				       &malidp_de_plane_funcs,
> > +				       safe_modeset_formats,
> > +				       ARRAY_SIZE(safe_modeset_formats),
> > +				       DRM_PLANE_TYPE_PRIMARY, NULL);
> > +	if (ret)
> > +		return ret;
> > +
> > +	drm_plane_helper_add(&plane->base, &malidp_de_plane_helper_funcs);
> > +	plane->hwdev = malidp->dev;
> > +
> > +	return 0;
> > +}
> > +#endif
> > +
> > +int malidp_de_planes_init(struct drm_device *drm)
> > +{
> > +	struct malidp_drm *malidp = drm->dev_private;
> > +	const struct malidp_hw_regmap *map = &malidp->dev->map;
> > +	struct malidp_plane *plane = NULL;
> > +	enum drm_plane_type plane_type;
> > +	unsigned long crtcs = 1 << drm->mode_config.num_crtc;
> > +	u32 *formats;
> > +	int ret, i, j, n;
> > +
> > +#ifdef MALIDP_ENABLE_BGND_COLOR_AS_PRIMARY_PLANE
> > +	ret = malidp_de_create_primary_plane(drm);
> > +	if (ret)
> > +		return ret;
> > +	plane_type = DRM_PLANE_TYPE_OVERLAY;
> > +#endif
> > +
> > +	formats = kcalloc(map->n_input_formats, sizeof(*formats), GFP_KERNEL);
> > +	if (!formats) {
> > +		ret = -ENOMEM;
> > +		goto cleanup;
> > +	}
> > +
> > +	for (i = 0; i < map->n_layers; i++) {
> > +		u8 id = map->layers[i].id;
> > +
> > +		plane = devm_kzalloc(drm->dev, sizeof(*plane), GFP_KERNEL);
> > +		if (!plane) {
> > +			ret = -ENOMEM;
> > +			goto cleanup;
> > +		}
> > +
> > +		/* build the list of DRM supported formats based on the map */
> > +		for (n = 0, j = 0;  j < map->n_input_formats; j++) {
> > +			if ((map->input_formats[j].layer & id) == id)
> > +				formats[n++] = map->input_formats[j].format;
> > +		}
> > +
> > +#ifndef MALIDP_ENABLE_BGND_COLOR_AS_PRIMARY_PLANE
> > +		plane_type = (i == 0) ? DRM_PLANE_TYPE_PRIMARY :
> > +					DRM_PLANE_TYPE_OVERLAY;
> > +#endif
> > +		ret = drm_universal_plane_init(drm, &plane->base, crtcs,
> > +					       &malidp_de_plane_funcs, formats,
> > +					       n, plane_type, NULL);
> > +		if (ret < 0)
> > +			goto cleanup;
> > +
> > +		if (!drm->mode_config.rotation_property) {
> > +			unsigned long flags = BIT(DRM_ROTATE_0) |
> > +					      BIT(DRM_ROTATE_90) |
> > +					      BIT(DRM_ROTATE_180) |
> > +					      BIT(DRM_ROTATE_270) |
> > +					      BIT(DRM_REFLECT_X) |
> > +					      BIT(DRM_REFLECT_Y);
> > +			drm->mode_config.rotation_property =
> > +				drm_mode_create_rotation_property(drm, flags);
> > +		}
> > +		/* SMART layer can't be rotated */
> > +		if (drm->mode_config.rotation_property && (id != DE_SMART))
> > +			drm_object_attach_property(&plane->base.base,
> > +						   drm->mode_config.rotation_property,
> > +						   BIT(DRM_ROTATE_0));
> > +
> > +		drm_plane_helper_add(&plane->base,
> > +				     &malidp_de_plane_helper_funcs);
> > +		plane->hwdev = malidp->dev;
> > +		plane->layer = &map->layers[i];
> > +	}
> > +
> > +	kfree(formats);
> > +
> > +	return 0;
> > +
> > +cleanup:
> > +	malidp_de_planes_destroy(drm);
> > +	kfree(formats);
> > +
> > +	return ret;
> > +}
> > +
> > +void malidp_de_planes_destroy(struct drm_device *drm)
> > +{
> > +	struct drm_plane *p, *pt;
> > +
> > +	list_for_each_entry_safe(p, pt, &drm->mode_config.plane_list, head) {
> > +		drm_plane_cleanup(p);
> > +	}
> > +}
> > diff --git a/drivers/gpu/drm/arm/malidp_regs.h b/drivers/gpu/drm/arm/malidp_regs.h
> > new file mode 100644
> > index 0000000..73fecb3
> > --- /dev/null
> > +++ b/drivers/gpu/drm/arm/malidp_regs.h
> > @@ -0,0 +1,172 @@
> > +/*
> > + * (C) COPYRIGHT 2016 ARM Limited. All rights reserved.
> > + * Author: Liviu Dudau <Liviu.Dudau@arm.com>
> > + *
> > + * This program is free software and is provided to you under the terms of the
> > + * GNU General Public License version 2 as published by the Free Software
> > + * Foundation, and any use by you of this program is subject to the terms
> > + * of such GNU licence.
> > + *
> > + * ARM Mali DP500/DP550/DP650 registers definition.
> > + */
> > +
> > +#ifndef __MALIDP_REGS_H__
> > +#define __MALIDP_REGS_H__
> > +
> > +/*
> > + * abbreviations used:
> > + *    - DC - display core (general settings)
> > + *    - DE - display engine
> > + *    - SE - scaling engine
> > + */
> > +
> > +/* interrupt bit masks */
> > +#define MALIDP_DE_IRQ_UNDERRUN			(1 << 0)
> > +
> > +#define MALIDP500_DE_IRQ_AXI_ERR		(1 << 4)
> > +#define MALIDP500_DE_IRQ_VSYNC			(1 << 5)
> > +#define MALIDP500_DE_IRQ_PROG_LINE		(1 << 6)
> > +#define MALIDP500_DE_IRQ_SATURATION		(1 << 7)
> > +#define MALIDP500_DE_IRQ_CONF_VALID		(1 << 8)
> > +#define MALIDP500_DE_IRQ_CONF_MODE		(1 << 11)
> > +#define MALIDP500_DE_IRQ_CONF_ACTIVE		(1 << 17)
> > +#define MALIDP500_DE_IRQ_PM_ACTIVE		(1 << 18)
> > +#define MALIDP500_DE_IRQ_TESTMODE_ACTIVE	(1 << 19)
> > +#define MALIDP500_DE_IRQ_FORCE_BLNK_ACTIVE	(1 << 24)
> > +#define MALIDP500_DE_IRQ_AXI_BUSY		(1 << 28)
> > +#define MALIDP500_DE_IRQ_GLOBAL			(1 << 31)
> > +#define MALIDP500_SE_IRQ_CONF_MODE		(1 << 0)
> > +#define MALIDP500_SE_IRQ_CONF_VALID		(1 << 4)
> > +#define MALIDP500_SE_IRQ_INIT_BUSY		(1 << 5)
> > +#define MALIDP500_SE_IRQ_AXI_ERROR		(1 << 8)
> > +#define MALIDP500_SE_IRQ_OVERRUN		(1 << 9)
> > +#define MALIDP500_SE_IRQ_PROG_LINE1		(1 << 12)
> > +#define MALIDP500_SE_IRQ_PROG_LINE2		(1 << 13)
> > +#define MALIDP500_SE_IRQ_CONF_ACTIVE		(1 << 17)
> > +#define MALIDP500_SE_IRQ_PM_ACTIVE		(1 << 18)
> > +#define MALIDP500_SE_IRQ_AXI_BUSY		(1 << 28)
> > +#define MALIDP500_SE_IRQ_GLOBAL			(1 << 31)
> > +
> > +#define MALIDP550_DE_IRQ_SATURATION		(1 << 8)
> > +#define MALIDP550_DE_IRQ_VSYNC			(1 << 12)
> > +#define MALIDP550_DE_IRQ_PROG_LINE		(1 << 13)
> > +#define MALIDP550_DE_IRQ_AXI_ERR		(1 << 16)
> > +#define MALIDP550_SE_IRQ_EOW			(1 << 0)
> > +#define MALIDP550_SE_IRQ_AXI_ERR		(1 << 16)
> > +#define MALIDP550_DC_IRQ_CONF_VALID		(1 << 0)
> > +#define MALIDP550_DC_IRQ_CONF_MODE		(1 << 4)
> > +#define MALIDP550_DC_IRQ_CONF_ACTIVE		(1 << 16)
> > +#define MALIDP550_DC_IRQ_DE			(1 << 20)
> > +#define MALIDP550_DC_IRQ_SE			(1 << 24)
> > +
> > +#define MALIDP650_DE_IRQ_DRIFT			(1 << 4)
> > +
> > +/* bit masks that are common between products */
> > +#define   MALIDP_CFG_VALID		(1 << 0)
> > +#define   MALIDP_DISP_FUNC_ILACED	(1 << 8)
> > +
> > +/* register offsets for IRQ management */
> > +#define MALIDP_REG_STATUS		0x00000
> > +#define MALIDP_REG_SETIRQ		0x00004
> > +#define MALIDP_REG_MASKIRQ		0x00008
> > +#define MALIDP_REG_CLEARIRQ		0x0000c
> > +
> > +/* register offsets */
> > +#define MALIDP_DE_CORE_ID		0x00018
> > +#define MALIDP_DE_DISPLAY_FUNC		0x00020
> > +
> > +/* these offsets are relative to MALIDP5x0_TIMINGS_BASE */
> > +#define MALIDP_DE_H_TIMINGS		0x0
> > +#define MALIDP_DE_V_TIMINGS		0x4
> > +#define MALIDP_DE_SYNC_WIDTH		0x8
> > +#define MALIDP_DE_HV_ACTIVE		0xc
> > +
> > +/* macros to set values into registers */
> > +#define MALIDP_DE_H_FRONTPORCH(x)	(((x) & 0xfff) << 0)
> > +#define MALIDP_DE_H_BACKPORCH(x)	(((x) & 0x3ff) << 16)
> > +#define MALIDP500_DE_V_FRONTPORCH(x)	(((x) & 0xff) << 0)
> > +#define MALIDP550_DE_V_FRONTPORCH(x)	(((x) & 0xfff) << 0)
> > +#define MALIDP_DE_V_BACKPORCH(x)	(((x) & 0xff) << 16)
> > +#define MALIDP_DE_H_SYNCWIDTH(x)	(((x) & 0x3ff) << 0)
> > +#define MALIDP_DE_V_SYNCWIDTH(x)	(((x) & 0xff) << 16)
> > +#define MALIDP_DE_H_ACTIVE(x)		(((x) & 0x1fff) << 0)
> > +#define MALIDP_DE_V_ACTIVE(x)		(((x) & 0x1fff) << 16)
> > +
> > +/* register offsets and bits specific to DP500 */
> > +#define MALIDP500_DC_BASE		0x00000
> > +#define MALIDP500_DC_CONTROL		0x0000c
> > +#define   MALIDP500_DC_CONFIG_REQ	(1 << 17)
> > +#define   MALIDP500_HSYNCPOL		(1 << 20)
> > +#define   MALIDP500_VSYNCPOL		(1 << 21)
> > +#define   MALIDP500_DC_CLEAR_MASK	0x300fff
> > +#define MALIDP500_DE_LINE_COUNTER	0x00010
> > +#define MALIDP500_DE_AXI_CONTROL	0x00014
> > +#define MALIDP500_DE_SECURE_CTRL	0x0001c
> > +#define MALIDP500_DE_CHROMA_KEY		0x00024
> > +#define MALIDP500_TIMINGS_BASE		0x00028
> > +
> > +#define MALIDP500_CONFIG_3D		0x00038
> > +#define MALIDP500_BGND_COLOR		0x0003c
> > +#define MALIDP500_OUTPUT_DEPTH		0x00044
> > +#define MALIDP500_YUV_RGB_COEF		0x00048
> > +#define MALIDP500_COLOR_ADJ_COEF	0x00078
> > +#define MALIDP500_COEF_TABLE_ADDR	0x000a8
> > +#define MALIDP500_COEF_TABLE_DATA	0x000ac
> > +#define MALIDP500_DE_LV_BASE		0x00100
> > +#define MALIDP500_DE_LV_PTR_BASE	0x00124
> > +#define MALIDP500_DE_LG1_BASE		0x00200
> > +#define MALIDP500_DE_LG1_PTR_BASE	0x0021c
> > +#define MALIDP500_DE_LG2_BASE		0x00300
> > +#define MALIDP500_DE_LG2_PTR_BASE	0x0031c
> > +#define MALIDP500_SE_BASE		0x00c00
> > +#define MALIDP500_SE_PTR_BASE		0x00e0c
> > +#define MALIDP500_DC_IRQ_BASE		0x00f00
> > +#define MALIDP500_CONFIG_VALID		0x00f00
> > +#define MALIDP500_CONFIG_ID		0x00fd4
> > +
> > +/* register offsets and bits specific to DP550/DP650 */
> > +#define MALIDP550_DE_CONTROL		0x00010
> > +#define MALIDP550_DE_LINE_COUNTER	0x00014
> > +#define MALIDP550_DE_AXI_CONTROL	0x00018
> > +#define MALIDP550_DE_QOS		0x0001c
> > +#define MALIDP550_TIMINGS_BASE		0x00030
> > +#define MALIDP550_HSYNCPOL		(1 << 12)
> > +#define MALIDP550_VSYNCPOL		(1 << 28)
> > +
> > +#define MALIDP550_DE_DISP_SIDEBAND	0x00040
> > +#define MALIDP550_DE_BGND_COLOR		0x00044
> > +#define MALIDP550_DE_OUTPUT_DEPTH	0x0004c
> > +#define MALIDP550_DE_COLOR_COEF		0x00050
> > +#define MALIDP550_DE_COEF_TABLE_ADDR	0x00080
> > +#define MALIDP550_DE_COEF_TABLE_DATA	0x00084
> > +#define MALIDP550_DE_LV1_BASE		0x00100
> > +#define MALIDP550_DE_LV1_PTR_BASE	0x00124
> > +#define MALIDP550_DE_LV2_BASE		0x00200
> > +#define MALIDP550_DE_LV2_PTR_BASE	0x00224
> > +#define MALIDP550_DE_LG_BASE		0x00300
> > +#define MALIDP550_DE_LG_PTR_BASE	0x0031c
> > +#define MALIDP550_DE_LS_BASE		0x00400
> > +#define MALIDP550_DE_LS_PTR_BASE	0x0042c
> > +#define MALIDP550_DE_PERF_BASE		0x00500
> > +#define MALIDP550_SE_BASE		0x08000
> > +#define MALIDP550_DC_BASE		0x0c000
> > +#define MALIDP550_DC_CONTROL		0x0c010
> > +#define   MALIDP550_DC_CONFIG_REQ	(1 << 16)
> > +#define MALIDP550_CONFIG_VALID		0x0c014
> > +#define MALIDP550_CONFIG_ID		0x0ffd4
> > +
> > +/*
> > + * Starting with DP550 the register map blocks has been standardised to the
> > + * following layout:
> > + *
> > + *   Offset            Block registers
> > + *  0x00000            Display Engine
> > + *  0x08000            Scaling Engine
> > + *  0x0c000            Display Core
> > + *  0x10000            Secure control
> > + *
> > + * The old DP500 IP mixes some DC with the DE registers, hence the need
> > + * for a mapping structure.
> > + */
> > +
> > +#endif /* __MALIDP_REGS_H__ */
> > -- 
> > 2.8.0
> > 
> > _______________________________________________
> > dri-devel mailing list
> > dri-devel@lists.freedesktop.org
> > https://lists.freedesktop.org/mailman/listinfo/dri-devel
> 
> -- 
> ====================
> | I would like to |
> | fix the world,  |
> | but they're not |
> | giving me the   |
>  \ source code!  /
>   ---------------
>     ¯\_(ツ)_/¯

-- 
Daniel Vetter
Software Engineer, Intel Corporation
http://blog.ffwll.ch

From mboxrd@z Thu Jan  1 00:00:00 1970
From: Daniel Vetter <daniel@ffwll.ch>
Subject: Re: [PATCH v2 2/3] drm/arm: Add support for Mali Display Processors
Date: Fri, 20 May 2016 08:57:47 +0200
Message-ID: <20160520065747.GP27098@phenom.ffwll.local>
References: <1461593964-27722-1-git-send-email-Liviu.Dudau@arm.com>
 <1461593964-27722-3-git-send-email-Liviu.Dudau@arm.com>
 <20160519152648.GG23566@e106497-lin.cambridge.arm.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
Received: from mail-wm0-x241.google.com (mail-wm0-x241.google.com
 [IPv6:2a00:1450:400c:c09::241])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 8AB616E1C5
 for <dri-devel@lists.freedesktop.org>; Fri, 20 May 2016 06:57:50 +0000 (UTC)
Received: by mail-wm0-x241.google.com with SMTP id n129so26653196wmn.1
 for <dri-devel@lists.freedesktop.org>; Thu, 19 May 2016 23:57:50 -0700 (PDT)
Content-Disposition: inline
In-Reply-To: <20160519152648.GG23566@e106497-lin.cambridge.arm.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Liviu Dudau <Liviu.Dudau@arm.com>
Cc: LKML <linux-kernel@vger.kernel.org>, DRI devel <dri-devel@lists.freedesktop.org>
List-Id: dri-devel@lists.freedesktop.org

T24gVGh1LCBNYXkgMTksIDIwMTYgYXQgMDQ6MjY6NDlQTSArMDEwMCwgTGl2aXUgRHVkYXUgd3Jv
dGU6Cj4gT24gTW9uLCBBcHIgMjUsIDIwMTYgYXQgMDM6MTk6MjNQTSArMDEwMCwgTGl2aXUgRHVk
YXUgd3JvdGU6Cj4gPiBBZGQgc3VwcG9ydCBmb3IgdGhlIG5ldyBmYW1pbHkgb2YgRGlzcGxheSBQ
cm9jZXNzb3JzIGZyb20gQVJNIEx0ZC4KPiA+IFRoaXMgY29tbWl0IGFkZHMgYmFzaWMgc3VwcG9y
dCBmb3IgTWFsaSBEUDUwMCwgRFA1NTAgYW5kIERQNjUwCj4gPiBwYXJ0cywgd2l0aCBvbmx5IHRo
ZSBkaXNwbGF5IGVuZ2luZSBiZWluZyBzdXBwb3J0ZWQgYXQgdGhlIG1vbWVudC4KPiA+IAo+ID4g
Q2M6IERhdmlkIEJyb3duIDxEYXZpZC5Ccm93bkBhcm0uY29tPgo+ID4gQ2M6IEJyaWFuIFN0YXJr
ZXkgPEJyaWFuLlN0YXJrZXlAYXJtLmNvbT4KPiA+IAo+ID4gU2lnbmVkLW9mZi1ieTogTGl2aXUg
RHVkYXUgPExpdml1LkR1ZGF1QGFybS5jb20+Cj4gCj4gSGVsbG8sCj4gCj4gSSdtIGZ1bGx5IGF3
YXJlIHRoYXQgdGhlIG1lcmdlIHdpbmRvdyBpcyBvcGVuIGFuZCBwZW9wbGUgYXJlIGJ1c3ksIGhv
d2V2ZXIgaWYKPiBhbnkgb2YgdGhlIERSTSBzdWItbWFpbnRhaW5lcnMgY291bGQgcHJvdmlkZSBz
b21lIEFja3Mgb3IgUmV2aWV3ZWQtYnlzIEkgd291bGQKPiByZWFsbHkgYXBwcmVjaWF0ZSBpdC4K
CkFza2luZyBqdXN0IHRoZSBtYWludGFpbmVycyBmb3IgcmV2aWV3IGluIGEgYmlnIHN1YnN5c3Rl
bSBsaWtlIGRybSBkb2Vzbid0CnNjYWxlLiBUaGVyZSdzIGxvdHMgb3RoZXIgcGVvcGxlIHdobyBr
bm93IGhvdyB0byB3cml0ZSBkcm0gZHJpdmVycywgYW5kCmZvciBjb21tdW5pdHkgYnVpbGRpbmcg
aXQncyBiZXR0ZXIgdG8gaGF2ZSBhIHdpZGUgbmV0d29yayBvZiBjb250YWN0cwphbnl3YXkuIEEg
bGl0dGxlIGJpdCBvZiAiSSByZXZpZXcgeW91cnMgYW5kIHlvdSByZXZpZXcgbWluZSIgaXMgdXN1
YWxseQphbGwgaXQgdGFrZXMuIERhdmUgJiBJIGFuZCBvdGhlcnMgd2lsbCBkbyBzb21lIHNhbml0
eSBjaGVja3MsIGJ1dCB0aGVyZSdzCm5vIHdheSB3ZSBjYW4gcmV2aWV3IGFsbCBzdWJtaXNzaW9u
cyBpbmRpdmlkdWFsbHkuCi1EYW5pZWwKCj4gCj4gSSBwbGFuIHRvIG1ha2UgdGhlIGNvZGUgYXZh
aWxhYmxlIHVuZGVyIGEgbmV3IGJyYW5jaCB0byBnbyBpbnRvIGxpbnV4LW5leHQgbmV4dAo+IHdl
ZWsuCj4gCj4gQmVzdCByZWdhcmRzLAo+IExpdml1Cj4gCj4gPiAtLS0KPiA+ICBkcml2ZXJzL2dw
dS9kcm0vYXJtL0tjb25maWcgICAgICAgICB8ICAxNiArCj4gPiAgZHJpdmVycy9ncHUvZHJtL2Fy
bS9NYWtlZmlsZSAgICAgICAgfCAgIDIgKwo+ID4gIGRyaXZlcnMvZ3B1L2RybS9hcm0vbWFsaWRw
X2NydGMuYyAgIHwgMjU5ICsrKysrKysrKysrKwo+ID4gIGRyaXZlcnMvZ3B1L2RybS9hcm0vbWFs
aWRwX2Rydi5jICAgIHwgNTM4ICsrKysrKysrKysrKysrKysrKysrKysrKysKPiA+ICBkcml2ZXJz
L2dwdS9kcm0vYXJtL21hbGlkcF9kcnYuaCAgICB8ICA1NCArKysKPiA+ICBkcml2ZXJzL2dwdS9k
cm0vYXJtL21hbGlkcF9ody5jICAgICB8IDc3NCArKysrKysrKysrKysrKysrKysrKysrKysrKysr
KysrKysrKysKPiA+ICBkcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9ody5oICAgICB8IDE4OSAr
KysrKysrKysKPiA+ICBkcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9wbGFuZXMuYyB8IDMzNyAr
KysrKysrKysrKysrKysrCj4gPiAgZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfcmVncy5oICAg
fCAxNzIgKysrKysrKysKPiA+ICA5IGZpbGVzIGNoYW5nZWQsIDIzNDEgaW5zZXJ0aW9ucygrKQo+
ID4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9jcnRjLmMK
PiA+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfZHJ2LmMK
PiA+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfZHJ2LmgK
PiA+ICBjcmVhdGUgbW9kZSAxMDA2NDQgZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfaHcuYwo+
ID4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9ody5oCj4g
PiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9hcm0vbWFsaWRwX3BsYW5lcy5j
Cj4gPiAgY3JlYXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvZ3B1L2RybS9hcm0vbWFsaWRwX3JlZ3Mu
aAo+ID4gCj4gPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2FybS9LY29uZmlnIGIvZHJp
dmVycy9ncHUvZHJtL2FybS9LY29uZmlnCj4gPiBpbmRleCBlYWVkNDU0Li4xYjI5MDY1IDEwMDY0
NAo+ID4gLS0tIGEvZHJpdmVycy9ncHUvZHJtL2FybS9LY29uZmlnCj4gPiArKysgYi9kcml2ZXJz
L2dwdS9kcm0vYXJtL0tjb25maWcKPiA+IEBAIC0yNSwzICsyNSwxOSBAQCBjb25maWcgRFJNX0hE
TENEX1NIT1dfVU5ERVJSVU4KPiA+ICAJICBFbmFibGUgdGhpcyBvcHRpb24gdG8gc2hvdyBpbiBy
ZWQgY29sb3VyIHRoZSBwaXhlbHMgdGhhdCB0aGUKPiA+ICAJICBIRExDRCBkZXZpY2UgZGlkIG5v
dCBmZXRjaCBmcm9tIGZyYW1lYnVmZmVyIGR1ZSB0byB1bmRlcnJ1bgo+ID4gIAkgIGNvbmRpdGlv
bnMuCj4gPiArCj4gPiArY29uZmlnIERSTV9NQUxJX0RJU1BMQVkKPiA+ICsJdHJpc3RhdGUgIkFS
TSBNYWxpIERpc3BsYXkgUHJvY2Vzc29yIgo+ID4gKwlkZXBlbmRzIG9uIERSTSAmJiBPRiAmJiAo
QVJNIHx8IEFSTTY0KQo+ID4gKwlkZXBlbmRzIG9uIENPTU1PTl9DTEsKPiA+ICsJc2VsZWN0IERS
TV9BUk0KPiA+ICsJc2VsZWN0IERSTV9LTVNfSEVMUEVSCj4gPiArCXNlbGVjdCBEUk1fS01TX0NN
QV9IRUxQRVIKPiA+ICsJc2VsZWN0IERSTV9HRU1fQ01BX0hFTFBFUgo+ID4gKwlzZWxlY3QgVklE
RU9NT0RFX0hFTFBFUlMKPiA+ICsJaGVscAo+ID4gKwkgIENob29zZSB0aGlzIG9wdGlvbiBpZiB5
b3Ugd2FudCB0byBjb21waWxlIHRoZSBBUk0gTWFsaSBEaXNwbGF5Cj4gPiArCSAgUHJvY2Vzc29y
IGRyaXZlci4gSXQgc3VwcG9ydHMgdGhlIERQNTAwLCBEUDU1MCBhbmQgRFA2NTAgdmFyaWFudHMK
PiA+ICsJICBvZiB0aGUgaGFyZHdhcmUuCj4gPiArCj4gPiArCSAgSWYgY29tcGlsZWQgYXMgYSBt
b2R1bGUgaXQgd2lsbCBiZSBjYWxsZWQgbWFsaS1kcC4KPiA+IGRpZmYgLS1naXQgYS9kcml2ZXJz
L2dwdS9kcm0vYXJtL01ha2VmaWxlIGIvZHJpdmVycy9ncHUvZHJtL2FybS9NYWtlZmlsZQo+ID4g
aW5kZXggODlkY2I3Yi4uYmI4YjE1OCAxMDA2NDQKPiA+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9h
cm0vTWFrZWZpbGUKPiA+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9hcm0vTWFrZWZpbGUKPiA+IEBA
IC0xLDIgKzEsNCBAQAo+ID4gIGhkbGNkLXkgOj0gaGRsY2RfZHJ2Lm8gaGRsY2RfY3J0Yy5vCj4g
PiAgb2JqLSQoQ09ORklHX0RSTV9IRExDRCkJKz0gaGRsY2Qubwo+ID4gK21hbGktZHAteSA6PSBt
YWxpZHBfZHJ2Lm8gbWFsaWRwX2h3Lm8gbWFsaWRwX3BsYW5lcy5vIG1hbGlkcF9jcnRjLm8KPiA+
ICtvYmotJChDT05GSUdfRFJNX01BTElfRElTUExBWSkJKz0gbWFsaS1kcC5vCj4gPiBkaWZmIC0t
Z2l0IGEvZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfY3J0Yy5jIGIvZHJpdmVycy9ncHUvZHJt
L2FybS9tYWxpZHBfY3J0Yy5jCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+ID4gaW5kZXggMDAw
MDAwMC4uMTI4OTNkMAo+ID4gLS0tIC9kZXYvbnVsbAo+ID4gKysrIGIvZHJpdmVycy9ncHUvZHJt
L2FybS9tYWxpZHBfY3J0Yy5jCj4gPiBAQCAtMCwwICsxLDI1OSBAQAo+ID4gKy8qCj4gPiArICog
KEMpIENPUFlSSUdIVCAyMDE2IEFSTSBMaW1pdGVkLiBBbGwgcmlnaHRzIHJlc2VydmVkLgo+ID4g
KyAqIEF1dGhvcjogTGl2aXUgRHVkYXUgPExpdml1LkR1ZGF1QGFybS5jb20+Cj4gPiArICoKPiA+
ICsgKiBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0d2FyZSBhbmQgaXMgcHJvdmlkZWQgdG8geW91
IHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUKPiA+ICsgKiBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5z
ZSB2ZXJzaW9uIDIgYXMgcHVibGlzaGVkIGJ5IHRoZSBGcmVlIFNvZnR3YXJlCj4gPiArICogRm91
bmRhdGlvbiwgYW5kIGFueSB1c2UgYnkgeW91IG9mIHRoaXMgcHJvZ3JhbSBpcyBzdWJqZWN0IHRv
IHRoZSB0ZXJtcwo+ID4gKyAqIG9mIHN1Y2ggR05VIGxpY2VuY2UuCj4gPiArICoKPiA+ICsgKiBB
Uk0gTWFsaSBEUDUwMC9EUDU1MC9EUDY1MCBkcml2ZXIgKGNydGMgb3BlcmF0aW9ucykKPiA+ICsg
Ki8KPiA+ICsKPiA+ICsjaW5jbHVkZSA8ZHJtL2RybVAuaD4KPiA+ICsjaW5jbHVkZSA8ZHJtL2Ry
bV9hdG9taWMuaD4KPiA+ICsjaW5jbHVkZSA8ZHJtL2RybV9hdG9taWNfaGVscGVyLmg+Cj4gPiAr
I2luY2x1ZGUgPGRybS9kcm1fY3J0Yy5oPgo+ID4gKyNpbmNsdWRlIDxkcm0vZHJtX2NydGNfaGVs
cGVyLmg+Cj4gPiArI2luY2x1ZGUgPGxpbnV4L2Nsay5oPgo+ID4gKyNpbmNsdWRlIDx2aWRlby92
aWRlb21vZGUuaD4KPiA+ICsKPiA+ICsjaW5jbHVkZSAibWFsaWRwX2Rydi5oIgo+ID4gKyNpbmNs
dWRlICJtYWxpZHBfaHcuaCIKPiA+ICsKPiA+ICtzdGF0aWMgYm9vbCBtYWxpZHBfY3J0Y19tb2Rl
X2ZpeHVwKHN0cnVjdCBkcm1fY3J0YyAqY3J0YywKPiA+ICsJCQkJICAgY29uc3Qgc3RydWN0IGRy
bV9kaXNwbGF5X21vZGUgKm1vZGUsCj4gPiArCQkJCSAgIHN0cnVjdCBkcm1fZGlzcGxheV9tb2Rl
ICphZGp1c3RlZF9tb2RlKQo+ID4gK3sKPiA+ICsJc3RydWN0IG1hbGlkcF9kcm0gKm1hbGlkcCA9
IGNydGNfdG9fbWFsaWRwX2RldmljZShjcnRjKTsKPiA+ICsJc3RydWN0IG1hbGlkcF9od19kZXZp
Y2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7Cj4gPiArCj4gPiArCS8qCj4gPiArCSAqIGNoZWNrIHRo
YXQgdGhlIGhhcmR3YXJlIGNhbiBkcml2ZSB0aGUgcmVxdWlyZWQgY2xvY2sgcmF0ZSwKPiA+ICsJ
ICogYnV0IHNraXAgdGhlIGNoZWNrIGlmIHRoZSBjbG9jayBpcyBtZWFudCB0byBiZSBkaXNhYmxl
ZCAocmVxX3JhdGUgPSAwKQo+ID4gKwkgKi8KPiA+ICsJbG9uZyByYXRlLCByZXFfcmF0ZSA9IG1v
ZGUtPmNydGNfY2xvY2sgKiAxMDAwOwo+ID4gKwo+ID4gKwlpZiAocmVxX3JhdGUpIHsKPiA+ICsJ
CXJhdGUgPSBjbGtfcm91bmRfcmF0ZShod2Rldi0+bWNsaywgcmVxX3JhdGUpOwo+ID4gKwkJaWYg
KHJhdGUgPCByZXFfcmF0ZSkgewo+ID4gKwkJCURSTV9ERUJVR19EUklWRVIoIm1jbGsgY2xvY2sg
dW5hYmxlIHRvIHJlYWNoICVkIGtIelxuIiwKPiA+ICsJCQkJCSBtb2RlLT5jcnRjX2Nsb2NrKTsK
PiA+ICsJCQlyZXR1cm4gZmFsc2U7Cj4gPiArCQl9Cj4gPiArCj4gPiArCQlyYXRlID0gY2xrX3Jv
dW5kX3JhdGUoaHdkZXYtPnB4bGNsaywgcmVxX3JhdGUpOwo+ID4gKwkJaWYgKHJhdGUgIT0gcmVx
X3JhdGUpIHsKPiA+ICsJCQlEUk1fREVCVUdfRFJJVkVSKCJweGxjbGsgZG9lc24ndCBzdXBwb3J0
ICVsZCBIelxuIiwKPiA+ICsJCQkJCSByZXFfcmF0ZSk7Cj4gPiArCQkJcmV0dXJuIGZhbHNlOwo+
ID4gKwkJfQo+ID4gKwl9Cj4gPiArCj4gPiArCXJldHVybiB0cnVlOwo+ID4gK30KPiA+ICsKPiA+
ICtzdGF0aWMgdm9pZCBtYWxpZHBfY3J0Y19lbmFibGUoc3RydWN0IGRybV9jcnRjICpjcnRjKQo+
ID4gK3sKPiA+ICsJc3RydWN0IG1hbGlkcF9kcm0gKm1hbGlkcCA9IGNydGNfdG9fbWFsaWRwX2Rl
dmljZShjcnRjKTsKPiA+ICsJc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRw
LT5kZXY7Cj4gPiArCXN0cnVjdCB2aWRlb21vZGUgdm07Cj4gPiArCj4gPiArCWRybV9kaXNwbGF5
X21vZGVfdG9fdmlkZW9tb2RlKCZjcnRjLT5zdGF0ZS0+YWRqdXN0ZWRfbW9kZSwgJnZtKTsKPiA+
ICsKPiA+ICsJY2xrX3ByZXBhcmVfZW5hYmxlKGh3ZGV2LT5weGxjbGspOwo+ID4gKwo+ID4gKwkv
KiBtY2xrIG5lZWRzIHRvIGJlIHNldCB0byB0aGUgc2FtZSBvciBoaWdoZXIgcmF0ZSB0aGFuIHB4
bGNsayAqLwo+ID4gKwljbGtfc2V0X3JhdGUoaHdkZXYtPm1jbGssIGNydGMtPnN0YXRlLT5hZGp1
c3RlZF9tb2RlLmNydGNfY2xvY2sgKiAxMDAwKTsKPiA+ICsJY2xrX3NldF9yYXRlKGh3ZGV2LT5w
eGxjbGssIGNydGMtPnN0YXRlLT5hZGp1c3RlZF9tb2RlLmNydGNfY2xvY2sgKiAxMDAwKTsKPiA+
ICsKPiA+ICsJaHdkZXYtPm1vZGVzZXQoaHdkZXYsICZ2bSk7Cj4gPiArCWh3ZGV2LT5sZWF2ZV9j
b25maWdfbW9kZShod2Rldik7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyB2b2lkIG1hbGlkcF9j
cnRjX2Rpc2FibGUoc3RydWN0IGRybV9jcnRjICpjcnRjKQo+ID4gK3sKPiA+ICsJc3RydWN0IG1h
bGlkcF9kcm0gKm1hbGlkcCA9IGNydGNfdG9fbWFsaWRwX2RldmljZShjcnRjKTsKPiA+ICsJc3Ry
dWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7Cj4gPiArCj4gPiArCS8q
Cj4gPiArCSAqIGF2b2lkIGRpc2FibGluZyBhbHJlYWR5IGRpc2FibGVkIGNsb2NrcyBhbmQgaGFy
ZHdhcmUKPiA+ICsJICogKGFzIGlzIHRoZSBjYXNlIGF0IGRldmljZSBwcm9iZSB0aW1lKQo+ID4g
KwkgKi8KPiA+ICsJaWYgKGNydGMtPnN0YXRlLT5hY3RpdmUpIHsKPiA+ICsJCWh3ZGV2LT5lbnRl
cl9jb25maWdfbW9kZShod2Rldik7Cj4gPiArCQljbGtfZGlzYWJsZV91bnByZXBhcmUoaHdkZXYt
PnB4bGNsayk7Cj4gPiArCX0KPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGludCBtYWxpZHBfY3J0
Y19hdG9taWNfY2hlY2soc3RydWN0IGRybV9jcnRjICpjcnRjLAo+ID4gKwkJCQkgICAgc3RydWN0
IGRybV9jcnRjX3N0YXRlICpzdGF0ZSkKPiA+ICt7Cj4gPiArCXN0cnVjdCBtYWxpZHBfZHJtICpt
YWxpZHAgPSBjcnRjX3RvX21hbGlkcF9kZXZpY2UoY3J0Yyk7Cj4gPiArCXN0cnVjdCBtYWxpZHBf
aHdfZGV2aWNlICpod2RldiA9IG1hbGlkcC0+ZGV2Owo+ID4gKwlzdHJ1Y3QgZHJtX3BsYW5lICpw
bGFuZTsKPiA+ICsJc3RydWN0IGRybV9wbGFuZV9zdGF0ZSAqcHN0YXRlOwo+ID4gKwl1MzIgcm90
X21lbV9mcmVlLCByb3RfbWVtX3VzYWJsZTsKPiA+ICsJaW50IHJvdGF0ZWRfcGxhbmVzID0gMDsK
PiA+ICsKPiA+ICsJLyoKPiA+ICsJICogY2hlY2sgaWYgdGhlcmUgaXMgZW5vdWdoIHJvdGF0aW9u
IG1lbW9yeSBhdmFpbGFibGUgZm9yIHBsYW5lcwo+ID4gKwkgKiB0aGF0IG5lZWQgOTDCsCBhbmQg
MjcwwrAgcm90YXRpb24uIEVhY2ggcGxhbmUgaGFzIHNldCBpdHMgcmVxdWlyZWQKPiA+ICsJICog
bWVtb3J5IHNpemUgaW4gdGhlIC0+cGxhbmVfY2hlY2soKSBjYWxsYmFjaywgaGVyZSB3ZSBvbmx5
IG1ha2UKPiA+ICsJICogc3VyZSB0aGF0IHRoZSBzdW1zIGFyZSBsZXNzIHRoYXQgdGhlIHRvdGFs
IHVzYWJsZSBtZW1vcnkuCj4gPiArCSAqCj4gPiArCSAqIFRoZSByb3RhdGlvbiBtZW1vcnkgYWxs
b2NhdGlvbiBhbGdvcml0aG0gKGZvciBlYWNoIHBsYW5lKToKPiA+ICsJICogIGEuIElmIG5vIG1v
cmUgcm90YXRlZCBwbGFuZXMgZXhpc3QsIGFsbCByZW1haW5pbmcgcm90YXRlCj4gPiArCSAqICAg
ICBtZW1vcnkgaW4gdGhlIGJhbmsgaXMgYXZhaWxhYmxlIGZvciB1c2UgYnkgdGhlIHBsYW5lLgo+
ID4gKwkgKiAgYi4gSWYgb3RoZXIgcm90YXRlZCBwbGFuZXMgZXhpc3QsIGFuZCBwbGFuZSdzIGxh
eWVyIElEIGlzCj4gPiArCSAqICAgICBERV9WSURFTzEsIGl0IGNhbiB1c2UgYWxsIHRoZSBtZW1v
cnkgZnJvbSBmaXJzdCBiYW5rIGlmCj4gPiArCSAqICAgICBzZWNvbmRhcnkgcm90YXRpb24gbWVt
b3J5IGJhbmsgaXMgYXZhaWxhYmxlLCBvdGhlcndpc2UgaXQgY2FuCj4gPiArCSAqICAgICB1c2Ug
dXAgdG8gaGFsZiB0aGUgYmFuaydzIG1lbW9yeS4KPiA+ICsJICogIGMuIElmIG90aGVyIHJvdGF0
ZWQgcGxhbmVzIGV4aXN0LCBhbmQgcGxhbmUncyBsYXllciBJRCBpcyBub3QKPiA+ICsJICogICAg
IERFX1ZJREVPMSwgaXQgY2FuIHVzZSBoYWxmIG9mIHRoZSBhdmFpbGFibGUgbWVtb3J5Cj4gPiAr
CSAqCj4gPiArCSAqIE5vdGU6IHRoaXMgYWxnb3JpdGhtIGFzc3VtZXMgdGhhdCB0aGUgb3JkZXIg
aW4gd2hpY2ggdGhlIHBsYW5lcyBhcmUKPiA+ICsJICogY2hlY2tlZCBhbHdheXMgaGFzIERFX1ZJ
REVPMSBwbGFuZSBmaXJzdCBpbiB0aGUgbGlzdCBpZiBpdCBpcwo+ID4gKwkgKiByb3RhdGVkLiBC
ZWNhdXNlIHRoYXQgaXMgaG93IHdlIGNyZWF0ZSB0aGUgcGxhbmVzIGluIHRoZSBmaXJzdAo+ID4g
KwkgKiBwbGFjZSwgdW5kZXIgY3VycmVudCBEUk0gdmVyc2lvbiB0aGluZ3Mgd29yaywgYnV0IGlm
IGV2ZXIgdGhlIG9yZGVyCj4gPiArCSAqIGluIHdoaWNoIGRybV9hdG9taWNfY3J0Y19zdGF0ZV9m
b3JfZWFjaF9wbGFuZSgpIGl0ZXJhdGVzIG92ZXIgcGxhbmVzCj4gPiArCSAqIGNoYW5nZXMsIHdl
IG5lZWQgdG8gcHJlLXNvcnQgdGhlIHBsYW5lcyBiZWZvcmUgdmFsaWRhdGlvbi4KPiA+ICsJICov
Cj4gPiArCj4gPiArCS8qIGZpcnN0IGNvdW50IHRoZSBudW1iZXIgb2Ygcm90YXRlZCBwbGFuZXMg
Ki8KPiA+ICsJZHJtX2F0b21pY19jcnRjX3N0YXRlX2Zvcl9lYWNoX3BsYW5lKHBsYW5lLCBzdGF0
ZSkgewo+ID4gKwkJcHN0YXRlID0gZHJtX2F0b21pY19nZXRfcGxhbmVfc3RhdGUoc3RhdGUtPnN0
YXRlLCBwbGFuZSk7Cj4gPiArCQlpZiAocHN0YXRlLT5yb3RhdGlvbiAmIE1BTElEUF9ST1RBVEVE
X01BU0spCj4gPiArCQkJcm90YXRlZF9wbGFuZXMrKzsKPiA+ICsJfQo+ID4gKwo+ID4gKwlyb3Rf
bWVtX2ZyZWUgPSBod2Rldi0+cm90YXRpb25fbWVtb3J5WzBdOwo+ID4gKwkvKgo+ID4gKwkgKiBp
ZiB3ZSBoYXZlIG1vcmUgdGhhbiAxIHBsYW5lIHVzaW5nIHJvdGF0aW9uIG1lbW9yeSwgdXNlIHRo
ZSBzZWNvbmQKPiA+ICsJICogYmxvY2sgb2Ygcm90YXRpb24gbWVtb3J5IGFzIHdlbGwKPiA+ICsJ
ICovCj4gPiArCWlmIChyb3RhdGVkX3BsYW5lcyA+IDEpCj4gPiArCQlyb3RfbWVtX2ZyZWUgKz0g
aHdkZXYtPnJvdGF0aW9uX21lbW9yeVsxXTsKPiA+ICsKPiA+ICsJLyogbm93IHZhbGlkYXRlIHRo
ZSByb3RhdGlvbiBtZW1vcnkgcmVxdWlyZW1lbnRzICovCj4gPiArCWRybV9hdG9taWNfY3J0Y19z
dGF0ZV9mb3JfZWFjaF9wbGFuZShwbGFuZSwgc3RhdGUpIHsKPiA+ICsJCXN0cnVjdCBtYWxpZHBf
cGxhbmUgKm1wID0gdG9fbWFsaWRwX3BsYW5lKHBsYW5lKTsKPiA+ICsKPiA+ICsJCXBzdGF0ZSA9
IGRybV9hdG9taWNfZ2V0X3BsYW5lX3N0YXRlKHN0YXRlLT5zdGF0ZSwgcGxhbmUpOwo+ID4gKwkJ
aWYgKHBzdGF0ZS0+cm90YXRpb24gJiBNQUxJRFBfUk9UQVRFRF9NQVNLKSB7Cj4gPiArCQkJLyog
cHJvY2VzcyBjdXJyZW50IHBsYW5lICovCj4gPiArCQkJcm90YXRlZF9wbGFuZXMtLTsKPiA+ICsK
PiA+ICsJCQlpZiAoIXJvdGF0ZWRfcGxhbmVzKSB7Cj4gPiArCQkJCS8qIG5vIG1vcmUgcm90YXRl
ZCBwbGFuZXMsIHdlIGNhbiB1c2Ugd2hhdCdzIGxlZnQgKi8KPiA+ICsJCQkJcm90X21lbV91c2Fi
bGUgPSByb3RfbWVtX2ZyZWU7Cj4gPiArCQkJfSBlbHNlIHsKPiA+ICsJCQkJaWYgKChtcC0+bGF5
ZXItPmlkICE9IERFX1ZJREVPMSkgfHwKPiA+ICsJCQkJICAgIChod2Rldi0+cm90YXRpb25fbWVt
b3J5WzFdID09IDApKQo+ID4gKwkJCQkJcm90X21lbV91c2FibGUgPSByb3RfbWVtX2ZyZWUgLyAy
Owo+ID4gKwkJCQllbHNlCj4gPiArCQkJCQlyb3RfbWVtX3VzYWJsZSA9IGh3ZGV2LT5yb3RhdGlv
bl9tZW1vcnlbMF07Cj4gPiArCQkJfQo+ID4gKwo+ID4gKwkJCXJvdF9tZW1fZnJlZSAtPSByb3Rf
bWVtX3VzYWJsZTsKPiA+ICsKPiA+ICsJCQlpZiAobXAtPnJvdG1lbV9zaXplID4gcm90X21lbV91
c2FibGUpCj4gPiArCQkJCXJldHVybiAtRUlOVkFMOwo+ID4gKwkJfQo+ID4gKwl9Cj4gPiArCj4g
PiArCXJldHVybiAwOwo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgdm9pZCBtYWxpZHBfY3J0Y19h
dG9taWNfYmVnaW4oc3RydWN0IGRybV9jcnRjICpjcnRjLAo+ID4gKwkJCQkgICAgIHN0cnVjdCBk
cm1fY3J0Y19zdGF0ZSAqb2xkX3N0YXRlKQo+ID4gK3sKPiA+ICsJc3RydWN0IG1hbGlkcF9kcm0g
Km1hbGlkcCA9IGNydGNfdG9fbWFsaWRwX2RldmljZShjcnRjKTsKPiA+ICsKPiA+ICsJaWYgKGNy
dGMtPnN0YXRlLT5ldmVudCkgewo+ID4gKwkJc3RydWN0IGRybV9wZW5kaW5nX3ZibGFua19ldmVu
dCAqZXZlbnQgPSBjcnRjLT5zdGF0ZS0+ZXZlbnQ7Cj4gPiArCQl1bnNpZ25lZCBsb25nIGZsYWdz
Owo+ID4gKwo+ID4gKwkJY3J0Yy0+c3RhdGUtPmV2ZW50ID0gTlVMTDsKPiA+ICsJCWV2ZW50LT5w
aXBlID0gZHJtX2NydGNfaW5kZXgoY3J0Yyk7Cj4gPiArCj4gPiArCQlXQVJOX09OKGRybV9jcnRj
X3ZibGFua19nZXQoY3J0YykgIT0gMCk7Cj4gPiArCj4gPiArCQlzcGluX2xvY2tfaXJxc2F2ZSgm
Y3J0Yy0+ZGV2LT5ldmVudF9sb2NrLCBmbGFncyk7Cj4gPiArCQlsaXN0X2FkZF90YWlsKCZldmVu
dC0+YmFzZS5saW5rLCAmbWFsaWRwLT5ldmVudF9saXN0KTsKPiA+ICsJCXNwaW5fdW5sb2NrX2ly
cXJlc3RvcmUoJmNydGMtPmRldi0+ZXZlbnRfbG9jaywgZmxhZ3MpOwo+ID4gKwl9Cj4gPiArfQo+
ID4gKwo+ID4gK3N0YXRpYyB2b2lkIG1hbGlkcF9jcnRjX2F0b21pY19mbHVzaChzdHJ1Y3QgZHJt
X2NydGMgKmNydGMsCj4gPiArCQkJCSAgICAgc3RydWN0IGRybV9jcnRjX3N0YXRlICpvbGRfc3Rh
dGUpCj4gPiArewo+ID4gKwlzdHJ1Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gY3J0Y190b19tYWxp
ZHBfZGV2aWNlKGNydGMpOwo+ID4gKwlzdHJ1Y3QgZHJtX2RldmljZSAqZHJtID0gY3J0Yy0+ZGV2
Owo+ID4gKwlpbnQgcmV0ID0gbWFsaWRwX3NldF9hbmRfd2FpdF9jb25maWdfdmFsaWQoZHJtKTsK
PiA+ICsKPiA+ICsJaWYgKCFyZXQpIHsKPiA+ICsJCXVuc2lnbmVkIGxvbmcgZmxhZ3M7Cj4gPiAr
CQlzdHJ1Y3QgZHJtX3BlbmRpbmdfdmJsYW5rX2V2ZW50ICplOwo+ID4gKwo+ID4gKwkJc3Bpbl9s
b2NrX2lycXNhdmUoJmRybS0+ZXZlbnRfbG9jaywgZmxhZ3MpOwo+ID4gKwkJZSA9IGxpc3RfZmly
c3RfZW50cnlfb3JfbnVsbCgmbWFsaWRwLT5ldmVudF9saXN0LCB0eXBlb2YoKmUpLAo+ID4gKwkJ
CQkJICAgICBiYXNlLmxpbmspOwo+ID4gKwkJaWYgKGUpIHsKPiA+ICsJCQlsaXN0X2RlbCgmZS0+
YmFzZS5saW5rKTsKPiA+ICsJCQlkcm1fY3J0Y19zZW5kX3ZibGFua19ldmVudCgmbWFsaWRwLT5j
cnRjLCBlKTsKPiA+ICsJCQlkcm1fY3J0Y192YmxhbmtfcHV0KCZtYWxpZHAtPmNydGMpOwo+ID4g
KwkJfQo+ID4gKwkJc3Bpbl91bmxvY2tfaXJxcmVzdG9yZSgmZHJtLT5ldmVudF9sb2NrLCBmbGFn
cyk7Cj4gPiArCX0gZWxzZSB7Cj4gPiArCQlEUk1fREVCVUdfRFJJVkVSKCJ0aW1lZCBvdXQgd2Fp
dGluZyBmb3IgdXBkYXRlZCBjb25maWd1cmF0aW9uXG4iKTsKPiA+ICsJfQo+ID4gK30KPiA+ICsK
PiA+ICtzdGF0aWMgY29uc3Qgc3RydWN0IGRybV9jcnRjX2hlbHBlcl9mdW5jcyBtYWxpZHBfY3J0
Y19oZWxwZXJfZnVuY3MgPSB7Cj4gPiArCS5tb2RlX2ZpeHVwID0gbWFsaWRwX2NydGNfbW9kZV9m
aXh1cCwKPiA+ICsJLmVuYWJsZSA9IG1hbGlkcF9jcnRjX2VuYWJsZSwKPiA+ICsJLmRpc2FibGUg
PSBtYWxpZHBfY3J0Y19kaXNhYmxlLAo+ID4gKwkuYXRvbWljX2NoZWNrID0gbWFsaWRwX2NydGNf
YXRvbWljX2NoZWNrLAo+ID4gKwkuYXRvbWljX2JlZ2luID0gbWFsaWRwX2NydGNfYXRvbWljX2Jl
Z2luLAo+ID4gKwkuYXRvbWljX2ZsdXNoID0gbWFsaWRwX2NydGNfYXRvbWljX2ZsdXNoLAo+ID4g
K307Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0IHN0cnVjdCBkcm1fY3J0Y19mdW5jcyBtYWxpZHBf
Y3J0Y19mdW5jcyA9IHsKPiA+ICsJLmRlc3Ryb3kgPSBkcm1fY3J0Y19jbGVhbnVwLAo+ID4gKwku
c2V0X2NvbmZpZyA9IGRybV9hdG9taWNfaGVscGVyX3NldF9jb25maWcsCj4gPiArCS5wYWdlX2Zs
aXAgPSBkcm1fYXRvbWljX2hlbHBlcl9wYWdlX2ZsaXAsCj4gPiArCS5yZXNldCA9IGRybV9hdG9t
aWNfaGVscGVyX2NydGNfcmVzZXQsCj4gPiArCS5hdG9taWNfZHVwbGljYXRlX3N0YXRlID0gZHJt
X2F0b21pY19oZWxwZXJfY3J0Y19kdXBsaWNhdGVfc3RhdGUsCj4gPiArCS5hdG9taWNfZGVzdHJv
eV9zdGF0ZSA9IGRybV9hdG9taWNfaGVscGVyX2NydGNfZGVzdHJveV9zdGF0ZSwKPiA+ICt9Owo+
ID4gKwo+ID4gK2ludCBtYWxpZHBfY3J0Y19pbml0KHN0cnVjdCBkcm1fZGV2aWNlICpkcm0pCj4g
PiArewo+ID4gKwlzdHJ1Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJpdmF0ZTsK
PiA+ICsJc3RydWN0IGRybV9wbGFuZSAqcHJpbWFyeSA9IE5VTEwsICpwbGFuZTsKPiA+ICsJaW50
IHJldDsKPiA+ICsKPiA+ICsJZHJtX2Zvcl9lYWNoX3BsYW5lKHBsYW5lLCBkcm0pIHsKPiA+ICsJ
CWlmIChwbGFuZS0+dHlwZSA9PSBEUk1fUExBTkVfVFlQRV9QUklNQVJZKSB7Cj4gPiArCQkJcHJp
bWFyeSA9IHBsYW5lOwo+ID4gKwkJCWJyZWFrOwo+ID4gKwkJfQo+ID4gKwl9Cj4gPiArCj4gPiAr
CWlmICghcHJpbWFyeSkgewo+ID4gKwkJRFJNX0VSUk9SKCJubyBwcmltYXJ5IHBsYW5lIGZvdW5k
XG4iKTsKPiA+ICsJCXJldHVybiAtRUlOVkFMOwo+ID4gKwl9Cj4gPiArCj4gPiArCXJldCA9IGRy
bV9jcnRjX2luaXRfd2l0aF9wbGFuZXMoZHJtLCAmbWFsaWRwLT5jcnRjLCBwcmltYXJ5LCBOVUxM
LAo+ID4gKwkJCQkJJm1hbGlkcF9jcnRjX2Z1bmNzLCBOVUxMKTsKPiA+ICsKPiA+ICsJaWYgKHJl
dCkgewo+ID4gKwkJbWFsaWRwX2RlX3BsYW5lc19kZXN0cm95KGRybSk7Cj4gPiArCQlyZXR1cm4g
cmV0Owo+ID4gKwl9Cj4gPiArCj4gPiArCWRybV9jcnRjX2hlbHBlcl9hZGQoJm1hbGlkcC0+Y3J0
YywgJm1hbGlkcF9jcnRjX2hlbHBlcl9mdW5jcyk7Cj4gPiArCXJldHVybiAwOwo+ID4gK30KPiA+
IGRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9kcnYuYyBiL2RyaXZlcnMv
Z3B1L2RybS9hcm0vbWFsaWRwX2Rydi5jCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+ID4gaW5k
ZXggMDAwMDAwMC4uMTBmZmI4MQo+ID4gLS0tIC9kZXYvbnVsbAo+ID4gKysrIGIvZHJpdmVycy9n
cHUvZHJtL2FybS9tYWxpZHBfZHJ2LmMKPiA+IEBAIC0wLDAgKzEsNTM4IEBACj4gPiArLyoKPiA+
ICsgKiAoQykgQ09QWVJJR0hUIDIwMTYgQVJNIExpbWl0ZWQuIEFsbCByaWdodHMgcmVzZXJ2ZWQu
Cj4gPiArICogQXV0aG9yOiBMaXZpdSBEdWRhdSA8TGl2aXUuRHVkYXVAYXJtLmNvbT4KPiA+ICsg
Kgo+ID4gKyAqIFRoaXMgcHJvZ3JhbSBpcyBmcmVlIHNvZnR3YXJlIGFuZCBpcyBwcm92aWRlZCB0
byB5b3UgdW5kZXIgdGhlIHRlcm1zIG9mIHRoZQo+ID4gKyAqIEdOVSBHZW5lcmFsIFB1YmxpYyBM
aWNlbnNlIHZlcnNpb24gMiBhcyBwdWJsaXNoZWQgYnkgdGhlIEZyZWUgU29mdHdhcmUKPiA+ICsg
KiBGb3VuZGF0aW9uLCBhbmQgYW55IHVzZSBieSB5b3Ugb2YgdGhpcyBwcm9ncmFtIGlzIHN1Ympl
Y3QgdG8gdGhlIHRlcm1zCj4gPiArICogb2Ygc3VjaCBHTlUgbGljZW5jZS4KPiA+ICsgKgo+ID4g
KyAqIEFSTSBNYWxpIERQNTAwL0RQNTUwL0RQNjUwIEtNUy9EUk0gZHJpdmVyCj4gPiArICovCj4g
PiArCj4gPiArI2luY2x1ZGUgPGxpbnV4L21vZHVsZS5oPgo+ID4gKyNpbmNsdWRlIDxsaW51eC9j
bGsuaD4KPiA+ICsjaW5jbHVkZSA8bGludXgvY29tcG9uZW50Lmg+Cj4gPiArI2luY2x1ZGUgPGxp
bnV4L29mX2RldmljZS5oPgo+ID4gKyNpbmNsdWRlIDxsaW51eC9vZl9ncmFwaC5oPgo+ID4gKyNp
bmNsdWRlIDxsaW51eC9vZl9yZXNlcnZlZF9tZW0uaD4KPiA+ICsKPiA+ICsjaW5jbHVkZSA8ZHJt
L2RybVAuaD4KPiA+ICsjaW5jbHVkZSA8ZHJtL2RybV9hdG9taWMuaD4KPiA+ICsjaW5jbHVkZSA8
ZHJtL2RybV9hdG9taWNfaGVscGVyLmg+Cj4gPiArI2luY2x1ZGUgPGRybS9kcm1fY3J0Yy5oPgo+
ID4gKyNpbmNsdWRlIDxkcm0vZHJtX2NydGNfaGVscGVyLmg+Cj4gPiArI2luY2x1ZGUgPGRybS9k
cm1fZmJfaGVscGVyLmg+Cj4gPiArI2luY2x1ZGUgPGRybS9kcm1fZmJfY21hX2hlbHBlci5oPgo+
ID4gKyNpbmNsdWRlIDxkcm0vZHJtX2dlbV9jbWFfaGVscGVyLmg+Cj4gPiArI2luY2x1ZGUgPGRy
bS9kcm1fb2YuaD4KPiA+ICsKPiA+ICsjaW5jbHVkZSAibWFsaWRwX2Rydi5oIgo+ID4gKyNpbmNs
dWRlICJtYWxpZHBfcmVncy5oIgo+ID4gKyNpbmNsdWRlICJtYWxpZHBfaHcuaCIKPiA+ICsKPiA+
ICsjZGVmaW5lIE1BTElEUF9DT05GX1ZBTElEX1RJTUVPVVQJMjUwCj4gPiArCj4gPiArLyoKPiA+
ICsgKiBzZXQgdGhlICJjb25maWcgdmFsaWQiIGJpdCBhbmQgd2FpdCB1bnRpbCB0aGUgaGFyZHdh
cmUKPiA+ICsgKiBhY3RzIG9uIGl0Cj4gPiArICovCj4gPiAraW50IG1hbGlkcF9zZXRfYW5kX3dh
aXRfY29uZmlnX3ZhbGlkKHN0cnVjdCBkcm1fZGV2aWNlICpkcm0pCj4gPiArewo+ID4gKwlzdHJ1
Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJpdmF0ZTsKPiA+ICsJc3RydWN0IG1h
bGlkcF9od19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7Cj4gPiArCWludCByZXQ7Cj4gPiAr
Cj4gPiArCWh3ZGV2LT5zZXRfY29uZmlnX3ZhbGlkKGh3ZGV2KTsKPiA+ICsJLyogZG9uJ3Qgd2Fp
dCBmb3IgY29uZmlnX3ZhbGlkIGZsYWcgaWYgd2UgYXJlIGluIGNvbmZpZyBtb2RlICovCj4gPiAr
CWlmIChod2Rldi0+aW5fY29uZmlnX21vZGUoaHdkZXYpKQo+ID4gKwkJcmV0dXJuIDA7Cj4gPiAr
Cj4gPiArCXJldCA9IHdhaXRfZXZlbnRfaW50ZXJydXB0aWJsZV90aW1lb3V0KG1hbGlkcC0+d3Es
Cj4gPiArCQkJYXRvbWljX3JlYWQoJm1hbGlkcC0+Y29uZmlnX3ZhbGlkKSA9PSAxLAo+ID4gKwkJ
CW1zZWNzX3RvX2ppZmZpZXMoTUFMSURQX0NPTkZfVkFMSURfVElNRU9VVCkpOwo+ID4gKwo+ID4g
KwlyZXR1cm4gKHJldCA+IDApID8gMCA6IC1FVElNRURPVVQ7Cj4gPiArfQo+ID4gKwo+ID4gK3N0
YXRpYyB2b2lkIG1hbGlkcF9vdXRwdXRfcG9sbF9jaGFuZ2VkKHN0cnVjdCBkcm1fZGV2aWNlICpk
cm0pCj4gPiArewo+ID4gKwlzdHJ1Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJp
dmF0ZTsKPiA+ICsKPiA+ICsJaWYgKG1hbGlkcC0+ZmJkZXYpCj4gPiArCQlkcm1fZmJkZXZfY21h
X2hvdHBsdWdfZXZlbnQobWFsaWRwLT5mYmRldik7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyB2
b2lkIG1hbGlkcF9hdG9taWNfY29tcGxldGUoc3RydWN0IGRybV9kZXZpY2UgKmRybSwKPiA+ICsJ
CQkJICAgc3RydWN0IGRybV9hdG9taWNfc3RhdGUgKm9sZF9zdGF0ZSkKPiA+ICt7Cj4gPiArCS8q
IFRvRG86IHdhaXRfZm9yX2ZlbmNlcyhkcm0sIG9sZF9zdGF0ZSk7ICovCj4gPiArCj4gPiArCWRy
bV9hdG9taWNfaGVscGVyX2NvbW1pdF9tb2Rlc2V0X2Rpc2FibGVzKGRybSwgb2xkX3N0YXRlKTsK
PiA+ICsJZHJtX2F0b21pY19oZWxwZXJfY29tbWl0X3BsYW5lcyhkcm0sIG9sZF9zdGF0ZSwgZmFs
c2UpOwo+ID4gKwlkcm1fYXRvbWljX2hlbHBlcl9jb21taXRfbW9kZXNldF9lbmFibGVzKGRybSwg
b2xkX3N0YXRlKTsKPiA+ICsKPiA+ICsJZHJtX2F0b21pY19oZWxwZXJfd2FpdF9mb3JfdmJsYW5r
cyhkcm0sIG9sZF9zdGF0ZSk7Cj4gPiArCj4gPiArCWRybV9hdG9taWNfaGVscGVyX2NsZWFudXBf
cGxhbmVzKGRybSwgb2xkX3N0YXRlKTsKPiA+ICsJZHJtX2F0b21pY19zdGF0ZV9mcmVlKG9sZF9z
dGF0ZSk7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyB2b2lkIG1hbGlkcF9hdG9taWNfd29yayhz
dHJ1Y3Qgd29ya19zdHJ1Y3QgKndvcmspCj4gPiArewo+ID4gKwlzdHJ1Y3QgbWFsaWRwX2RybSAq
bWFsaWRwID0gY29udGFpbmVyX29mKHdvcmssIHN0cnVjdCBtYWxpZHBfZHJtLAo+ID4gKwkJCQkJ
CSBjb21taXQud29yayk7Cj4gPiArCj4gPiArCW1hbGlkcF9hdG9taWNfY29tcGxldGUobWFsaWRw
LT5jb21taXQuc3RhdGUtPmRldiwKPiA+ICsJCQkgICAgICAgbWFsaWRwLT5jb21taXQuc3RhdGUp
Owo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgaW50IG1hbGlkcF9hdG9taWNfY29tbWl0KHN0cnVj
dCBkcm1fZGV2aWNlICpkcm0sCj4gPiArCQkJCXN0cnVjdCBkcm1fYXRvbWljX3N0YXRlICpzdGF0
ZSwKPiA+ICsJCQkJYm9vbCBhc3luYykKPiA+ICt7Cj4gPiArCXN0cnVjdCBtYWxpZHBfZHJtICpt
YWxpZHAgPSBkcm0tPmRldl9wcml2YXRlOwo+ID4gKwlpbnQgZXJyOwo+ID4gKwo+ID4gKwllcnIg
PSBkcm1fYXRvbWljX2hlbHBlcl9wcmVwYXJlX3BsYW5lcyhkcm0sIHN0YXRlKTsKPiA+ICsJaWYg
KGVycikKPiA+ICsJCXJldHVybiBlcnI7Cj4gPiArCj4gPiArCWlmIChhc3luYyAmJiAhbGlzdF9l
bXB0eSgmbWFsaWRwLT5jb21taXQud29yay5lbnRyeSkpIHsKPiA+ICsJCS8qIHBlbmRpbmcgY29t
bWl0cyBmb3VuZCwgYmFpbCBvdXQgKi8KPiA+ICsJCXJldHVybiAtRUJVU1k7Cj4gPiArCX0KPiA+
ICsKPiA+ICsJbXV0ZXhfbG9jaygmbWFsaWRwLT5jb21taXQubG9jayk7Cj4gPiArCWZsdXNoX3dv
cmsoJm1hbGlkcC0+Y29tbWl0LndvcmspOwo+ID4gKwo+ID4gKwkvKgo+ID4gKwkgKiBUaGUgcG9p
bnQgb2Ygbm8gcmV0dXJuIGF3YWl0cyBoZXJlLiBBZnRlciB0aGlzIHdlIGNvbW1pdAo+ID4gKwkg
KiBvbiBzb2Z0d2FyZSBzaWRlIHRvIGhhbmRsZSB0aGUgbmV3IHN0YXRlCj4gPiArCSAqLwo+ID4g
Kwlkcm1fYXRvbWljX2hlbHBlcl9zd2FwX3N0YXRlKGRybSwgc3RhdGUpOwo+ID4gKwo+ID4gKwlt
YWxpZHAtPmNvbW1pdC5zdGF0ZSA9IHN0YXRlOwo+ID4gKwo+ID4gKwlpZiAoYXN5bmMpCj4gPiAr
CQlzY2hlZHVsZV93b3JrKCZtYWxpZHAtPmNvbW1pdC53b3JrKTsKPiA+ICsJZWxzZQo+ID4gKwkJ
bWFsaWRwX2F0b21pY19jb21wbGV0ZShkcm0sIHN0YXRlKTsKPiA+ICsKPiA+ICsJbXV0ZXhfdW5s
b2NrKCZtYWxpZHAtPmNvbW1pdC5sb2NrKTsKPiA+ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKwo+
ID4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgZHJtX21vZGVfY29uZmlnX2Z1bmNzIG1hbGlkcF9tb2Rl
X2NvbmZpZ19mdW5jcyA9IHsKPiA+ICsJLmZiX2NyZWF0ZSA9IGRybV9mYl9jbWFfY3JlYXRlLAo+
ID4gKwkub3V0cHV0X3BvbGxfY2hhbmdlZCA9IG1hbGlkcF9vdXRwdXRfcG9sbF9jaGFuZ2VkLAo+
ID4gKwkuYXRvbWljX2NoZWNrID0gZHJtX2F0b21pY19oZWxwZXJfY2hlY2ssCj4gPiArCS5hdG9t
aWNfY29tbWl0ID0gbWFsaWRwX2F0b21pY19jb21taXQsCj4gPiArfTsKPiA+ICsKPiA+ICtzdGF0
aWMgaW50IG1hbGlkcF9lbmFibGVfdmJsYW5rKHN0cnVjdCBkcm1fZGV2aWNlICpkcm0sIHVuc2ln
bmVkIGludCBjcnRjKQo+ID4gK3sKPiA+ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKwo+ID4gK3N0
YXRpYyB2b2lkIG1hbGlkcF9kaXNhYmxlX3ZibGFuayhzdHJ1Y3QgZHJtX2RldmljZSAqZHJtLCB1
bnNpZ25lZCBpbnQgcGlwZSkKPiA+ICt7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgbWFs
aWRwX2luaXQoc3RydWN0IGRybV9kZXZpY2UgKmRybSkKPiA+ICt7Cj4gPiArCWludCByZXQ7Cj4g
PiArCXN0cnVjdCBtYWxpZHBfZHJtICptYWxpZHAgPSBkcm0tPmRldl9wcml2YXRlOwo+ID4gKwlz
dHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYgPSBtYWxpZHAtPmRldjsKPiA+ICsKPiA+ICsJ
ZHJtX21vZGVfY29uZmlnX2luaXQoZHJtKTsKPiA+ICsKPiA+ICsJZHJtLT5tb2RlX2NvbmZpZy5t
aW5fd2lkdGggPSBod2Rldi0+bWluX2xpbmVfc2l6ZTsKPiA+ICsJZHJtLT5tb2RlX2NvbmZpZy5t
aW5faGVpZ2h0ID0gaHdkZXYtPm1pbl9saW5lX3NpemU7Cj4gPiArCWRybS0+bW9kZV9jb25maWcu
bWF4X3dpZHRoID0gaHdkZXYtPm1heF9saW5lX3NpemU7Cj4gPiArCWRybS0+bW9kZV9jb25maWcu
bWF4X2hlaWdodCA9IGh3ZGV2LT5tYXhfbGluZV9zaXplOwo+ID4gKwlkcm0tPm1vZGVfY29uZmln
LmZ1bmNzID0gJm1hbGlkcF9tb2RlX2NvbmZpZ19mdW5jczsKPiA+ICsKPiA+ICsJcmV0ID0gbWFs
aWRwX2RlX3BsYW5lc19pbml0KGRybSk7Cj4gPiArCWlmIChyZXQgPCAwKSB7Cj4gPiArCQlEUk1f
RVJST1IoIkZhaWxlZCB0byBpbml0aWFsaXNlIHBsYW5lc1xuIik7Cj4gPiArCQlnb3RvIHBsYW5l
X2luaXRfZmFpbDsKPiA+ICsJfQo+ID4gKwo+ID4gKwlyZXQgPSBtYWxpZHBfY3J0Y19pbml0KGRy
bSk7Cj4gPiArCWlmIChyZXQpIHsKPiA+ICsJCURSTV9FUlJPUigiRmFpbGVkIHRvIGluaXRpYWxp
c2UgQ1JUQ1xuIik7Cj4gPiArCQlnb3RvIGNydGNfaW5pdF9mYWlsOwo+ID4gKwl9Cj4gPiArCj4g
PiArCXJldHVybiAwOwo+ID4gKwo+ID4gK2NydGNfaW5pdF9mYWlsOgo+ID4gKwltYWxpZHBfZGVf
cGxhbmVzX2Rlc3Ryb3koZHJtKTsKPiA+ICtwbGFuZV9pbml0X2ZhaWw6Cj4gPiArCWRybV9tb2Rl
X2NvbmZpZ19jbGVhbnVwKGRybSk7Cj4gPiArCj4gPiArCXJldHVybiByZXQ7Cj4gPiArfQo+ID4g
Kwo+ID4gK3N0YXRpYyBpbnQgbWFsaWRwX2lycV9pbml0KHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2Ug
KnBkZXYpCj4gPiArewo+ID4gKwlpbnQgaXJxX2RlLCBpcnFfc2UsIHJldCA9IDA7Cj4gPiArCXN0
cnVjdCBkcm1fZGV2aWNlICpkcm0gPSBkZXZfZ2V0X2RydmRhdGEoJnBkZXYtPmRldik7Cj4gPiAr
Cj4gPiArCS8qIGZldGNoIHRoZSBpbnRlcnJ1cHRzIGZyb20gRFQgKi8KPiA+ICsJaXJxX2RlID0g
cGxhdGZvcm1fZ2V0X2lycV9ieW5hbWUocGRldiwgIkRFIik7Cj4gPiArCWlmIChpcnFfZGUgPCAw
KSB7Cj4gPiArCQlEUk1fRVJST1IoIm5vICdERScgSVJRIHNwZWNpZmllZCFcbiIpOwo+ID4gKwkJ
cmV0dXJuIGlycV9kZTsKPiA+ICsJfQo+ID4gKwlpcnFfc2UgPSBwbGF0Zm9ybV9nZXRfaXJxX2J5
bmFtZShwZGV2LCAiU0UiKTsKPiA+ICsJaWYgKGlycV9zZSA8IDApIHsKPiA+ICsJCURSTV9FUlJP
Uigibm8gJ1NFJyBJUlEgc3BlY2lmaWVkIVxuIik7Cj4gPiArCQlyZXR1cm4gaXJxX3NlOwo+ID4g
Kwl9Cj4gPiArCj4gPiArCXJldCA9IG1hbGlkcF9kZV9pcnFfaW5pdChkcm0sIGlycV9kZSk7Cj4g
PiArCWlmIChyZXQpCj4gPiArCQlyZXR1cm4gcmV0Owo+ID4gKwo+ID4gKwlyZXQgPSBtYWxpZHBf
c2VfaXJxX2luaXQoZHJtLCBpcnFfc2UpOwo+ID4gKwlpZiAocmV0KSB7Cj4gPiArCQltYWxpZHBf
ZGVfaXJxX2NsZWFudXAoZHJtKTsKPiA+ICsJCXJldHVybiByZXQ7Cj4gPiArCX0KPiA+ICsKPiA+
ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyB2b2lkIG1hbGlkcF9sYXN0Y2xv
c2Uoc3RydWN0IGRybV9kZXZpY2UgKmRybSkKPiA+ICt7Cj4gPiArCXN0cnVjdCBtYWxpZHBfZHJt
ICptYWxpZHAgPSBkcm0tPmRldl9wcml2YXRlOwo+ID4gKwo+ID4gKwlkcm1fZmJkZXZfY21hX3Jl
c3RvcmVfbW9kZShtYWxpZHAtPmZiZGV2KTsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0
IHN0cnVjdCBmaWxlX29wZXJhdGlvbnMgZm9wcyA9IHsKPiA+ICsJLm93bmVyID0gVEhJU19NT0RV
TEUsCj4gPiArCS5vcGVuID0gZHJtX29wZW4sCj4gPiArCS5yZWxlYXNlID0gZHJtX3JlbGVhc2Us
Cj4gPiArCS51bmxvY2tlZF9pb2N0bCA9IGRybV9pb2N0bCwKPiA+ICsjaWZkZWYgQ09ORklHX0NP
TVBBVAo+ID4gKwkuY29tcGF0X2lvY3RsID0gZHJtX2NvbXBhdF9pb2N0bCwKPiA+ICsjZW5kaWYK
PiA+ICsJLnBvbGwgPSBkcm1fcG9sbCwKPiA+ICsJLnJlYWQgPSBkcm1fcmVhZCwKPiA+ICsJLmxs
c2VlayA9IG5vb3BfbGxzZWVrLAo+ID4gKwkubW1hcCA9IGRybV9nZW1fY21hX21tYXAsCj4gPiAr
fTsKPiA+ICsKPiA+ICtzdGF0aWMgc3RydWN0IGRybV9kcml2ZXIgbWFsaWRwX2RyaXZlciA9IHsK
PiA+ICsJLmRyaXZlcl9mZWF0dXJlcyA9IERSSVZFUl9HRU0gfCBEUklWRVJfTU9ERVNFVCB8IERS
SVZFUl9BVE9NSUMgfAo+ID4gKwkJCSAgIERSSVZFUl9QUklNRSwKPiA+ICsJLmxhc3RjbG9zZSA9
IG1hbGlkcF9sYXN0Y2xvc2UsCj4gPiArCS5nZXRfdmJsYW5rX2NvdW50ZXIgPSBkcm1fdmJsYW5r
X25vX2h3X2NvdW50ZXIsCj4gPiArCS5lbmFibGVfdmJsYW5rID0gbWFsaWRwX2VuYWJsZV92Ymxh
bmssCj4gPiArCS5kaXNhYmxlX3ZibGFuayA9IG1hbGlkcF9kaXNhYmxlX3ZibGFuaywKPiA+ICsJ
LmdlbV9mcmVlX29iamVjdCA9IGRybV9nZW1fY21hX2ZyZWVfb2JqZWN0LAo+ID4gKwkuZ2VtX3Zt
X29wcyA9ICZkcm1fZ2VtX2NtYV92bV9vcHMsCj4gPiArCS5kdW1iX2NyZWF0ZSA9IGRybV9nZW1f
Y21hX2R1bWJfY3JlYXRlLAo+ID4gKwkuZHVtYl9tYXBfb2Zmc2V0ID0gZHJtX2dlbV9jbWFfZHVt
Yl9tYXBfb2Zmc2V0LAo+ID4gKwkuZHVtYl9kZXN0cm95ID0gZHJtX2dlbV9kdW1iX2Rlc3Ryb3ks
Cj4gPiArCS5wcmltZV9oYW5kbGVfdG9fZmQgPSBkcm1fZ2VtX3ByaW1lX2hhbmRsZV90b19mZCwK
PiA+ICsJLnByaW1lX2ZkX3RvX2hhbmRsZSA9IGRybV9nZW1fcHJpbWVfZmRfdG9faGFuZGxlLAo+
ID4gKwkuZ2VtX3ByaW1lX2V4cG9ydCA9IGRybV9nZW1fcHJpbWVfZXhwb3J0LAo+ID4gKwkuZ2Vt
X3ByaW1lX2ltcG9ydCA9IGRybV9nZW1fcHJpbWVfaW1wb3J0LAo+ID4gKwkuZ2VtX3ByaW1lX2dl
dF9zZ190YWJsZSA9IGRybV9nZW1fY21hX3ByaW1lX2dldF9zZ190YWJsZSwKPiA+ICsJLmdlbV9w
cmltZV9pbXBvcnRfc2dfdGFibGUgPSBkcm1fZ2VtX2NtYV9wcmltZV9pbXBvcnRfc2dfdGFibGUs
Cj4gPiArCS5nZW1fcHJpbWVfdm1hcCA9IGRybV9nZW1fY21hX3ByaW1lX3ZtYXAsCj4gPiArCS5n
ZW1fcHJpbWVfdnVubWFwID0gZHJtX2dlbV9jbWFfcHJpbWVfdnVubWFwLAo+ID4gKwkuZ2VtX3By
aW1lX21tYXAgPSBkcm1fZ2VtX2NtYV9wcmltZV9tbWFwLAo+ID4gKwkuZm9wcyA9ICZmb3BzLAo+
ID4gKwkubmFtZSA9ICJtYWxpLWRwIiwKPiA+ICsJLmRlc2MgPSAiQVJNIE1hbGkgRGlzcGxheSBQ
cm9jZXNzb3IgZHJpdmVyIiwKPiA+ICsJLmRhdGUgPSAiMjAxNjAxMDYiLAo+ID4gKwkubWFqb3Ig
PSAxLAo+ID4gKwkubWlub3IgPSAwLAo+ID4gK307Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0IHN0
cnVjdCBvZl9kZXZpY2VfaWQgIG1hbGlkcF9kcm1fb2ZfbWF0Y2hbXSA9IHsKPiA+ICsJewo+ID4g
KwkJLmNvbXBhdGlibGUgPSAiYXJtLG1hbGktZHA1MDAiLAo+ID4gKwkJLmRhdGEgPSAmbWFsaWRw
X2RldmljZVtNQUxJRFBfNTAwXQo+ID4gKwl9LAo+ID4gKwl7Cj4gPiArCQkuY29tcGF0aWJsZSA9
ICJhcm0sbWFsaS1kcDU1MCIsCj4gPiArCQkuZGF0YSA9ICZtYWxpZHBfZGV2aWNlW01BTElEUF81
NTBdCj4gPiArCX0sCj4gPiArCXsKPiA+ICsJCS5jb21wYXRpYmxlID0gImFybSxtYWxpLWRwNjUw
IiwKPiA+ICsJCS5kYXRhID0gJm1hbGlkcF9kZXZpY2VbTUFMSURQXzY1MF0KPiA+ICsJfSwKPiA+
ICsJe30sCj4gPiArfTsKPiA+ICtNT0RVTEVfREVWSUNFX1RBQkxFKG9mLCBtYWxpZHBfZHJtX29m
X21hdGNoKTsKPiA+ICsKPiA+ICsjZGVmaW5lIE1BWF9PVVRQVVRfQ0hBTk5FTFMJMwo+ID4gKwo+
ID4gK3N0YXRpYyBpbnQgbWFsaWRwX2JpbmQoc3RydWN0IGRldmljZSAqZGV2KQo+ID4gK3sKPiA+
ICsJc3RydWN0IHJlc291cmNlICpyZXM7Cj4gPiArCXN0cnVjdCBkcm1fZGV2aWNlICpkcm07Cj4g
PiArCXN0cnVjdCBtYWxpZHBfZHJtICptYWxpZHA7Cj4gPiArCXN0cnVjdCBtYWxpZHBfaHdfZGV2
aWNlICpod2RldjsKPiA+ICsJc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldiA9IHRvX3BsYXRm
b3JtX2RldmljZShkZXYpOwo+ID4gKwkvKiBudW1iZXIgb2YgbGluZXMgZm9yIHRoZSBSLCBHIGFu
ZCBCIG91dHB1dCAqLwo+ID4gKwl1OCBvdXRwdXRfd2lkdGhbTUFYX09VVFBVVF9DSEFOTkVMU107
Cj4gPiArCWludCByZXQgPSAwLCBpOwo+ID4gKwl1MzIgdmVyc2lvbiwgb3V0X2RlcHRoID0gMDsK
PiA+ICsKPiA+ICsJbWFsaWRwID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKCptYWxpZHApLCBH
RlBfS0VSTkVMKTsKPiA+ICsJaWYgKCFtYWxpZHApCj4gPiArCQlyZXR1cm4gLUVOT01FTTsKPiA+
ICsKPiA+ICsJaHdkZXYgPSBkZXZtX2t6YWxsb2MoZGV2LCBzaXplb2YoKmh3ZGV2KSwgR0ZQX0tF
Uk5FTCk7Cj4gPiArCWlmICghaHdkZXYpCj4gPiArCQlyZXR1cm4gLUVOT01FTTsKPiA+ICsKPiA+
ICsJLyoKPiA+ICsJICogY29weSB0aGUgYXNzb2NpYXRlZCBkYXRhIGZyb20gbWFsaWRwX2RybV9v
Zl9tYXRjaCB0byBhdm9pZAo+ID4gKwkgKiBoYXZpbmcgdG8ga2VlcCBhIHJlZmVyZW5jZSB0byB0
aGUgT0Ygbm9kZSBhZnRlciBiaW5kaW5nCj4gPiArCSAqLwo+ID4gKwltZW1jcHkoaHdkZXYsIG9m
X2RldmljZV9nZXRfbWF0Y2hfZGF0YShkZXYpLCBzaXplb2YoKmh3ZGV2KSk7Cj4gPiArCW1hbGlk
cC0+ZGV2ID0gaHdkZXY7Cj4gPiArCj4gPiArCUlOSVRfTElTVF9IRUFEKCZtYWxpZHAtPmV2ZW50
X2xpc3QpOwo+ID4gKwo+ID4gKwlyZXMgPSBwbGF0Zm9ybV9nZXRfcmVzb3VyY2UocGRldiwgSU9S
RVNPVVJDRV9NRU0sIDApOwo+ID4gKwlod2Rldi0+cmVncyA9IGRldm1faW9yZW1hcF9yZXNvdXJj
ZShkZXYsIHJlcyk7Cj4gPiArCWlmIChJU19FUlIoaHdkZXYtPnJlZ3MpKSB7Cj4gPiArCQlEUk1f
RVJST1IoIkZhaWxlZCB0byBtYXAgY29udHJvbCByZWdpc3RlcnMgYXJlYVxuIik7Cj4gPiArCQly
ZXR1cm4gUFRSX0VSUihod2Rldi0+cmVncyk7Cj4gPiArCX0KPiA+ICsKPiA+ICsJaHdkZXYtPnBj
bGsgPSBkZXZtX2Nsa19nZXQoZGV2LCAicGNsayIpOwo+ID4gKwlpZiAoSVNfRVJSKGh3ZGV2LT5w
Y2xrKSkKPiA+ICsJCXJldHVybiBQVFJfRVJSKGh3ZGV2LT5wY2xrKTsKPiA+ICsKPiA+ICsJaHdk
ZXYtPmFjbGsgPSBkZXZtX2Nsa19nZXQoZGV2LCAiYWNsayIpOwo+ID4gKwlpZiAoSVNfRVJSKGh3
ZGV2LT5hY2xrKSkKPiA+ICsJCXJldHVybiBQVFJfRVJSKGh3ZGV2LT5hY2xrKTsKPiA+ICsKPiA+
ICsJaHdkZXYtPm1jbGsgPSBkZXZtX2Nsa19nZXQoZGV2LCAibWNsayIpOwo+ID4gKwlpZiAoSVNf
RVJSKGh3ZGV2LT5tY2xrKSkKPiA+ICsJCXJldHVybiBQVFJfRVJSKGh3ZGV2LT5tY2xrKTsKPiA+
ICsKPiA+ICsJaHdkZXYtPnB4bGNsayA9IGRldm1fY2xrX2dldChkZXYsICJweGxjbGsiKTsKPiA+
ICsJaWYgKElTX0VSUihod2Rldi0+cHhsY2xrKSkKPiA+ICsJCXJldHVybiBQVFJfRVJSKGh3ZGV2
LT5weGxjbGspOwo+ID4gKwo+ID4gKwkvKiBHZXQgdGhlIG9wdGlvbmFsIGZyYW1lYnVmZmVyIG1l
bW9yeSByZXNvdXJjZSAqLwo+ID4gKwlyZXQgPSBvZl9yZXNlcnZlZF9tZW1fZGV2aWNlX2luaXQo
ZGV2KTsKPiA+ICsJaWYgKHJldCAmJiByZXQgIT0gLUVOT0RFVikKPiA+ICsJCXJldHVybiByZXQ7
Cj4gPiArCj4gPiArCWRybSA9IGRybV9kZXZfYWxsb2MoJm1hbGlkcF9kcml2ZXIsIGRldik7Cj4g
PiArCWlmICghZHJtKSB7Cj4gPiArCQlyZXQgPSAtRU5PTUVNOwo+ID4gKwkJZ290byBhbGxvY19m
YWlsOwo+ID4gKwl9Cj4gPiArCj4gPiArCS8qIEVuYWJsZSBBUEIgY2xvY2sgaW4gb3JkZXIgdG8g
Z2V0IGFjY2VzcyB0byB0aGUgcmVnaXN0ZXJzICovCj4gPiArCWNsa19wcmVwYXJlX2VuYWJsZSho
d2Rldi0+cGNsayk7Cj4gPiArCS8qCj4gPiArCSAqIEVuYWJsZSBBWEkgY2xvY2sgYW5kIG1haW4g
Y2xvY2sgc28gdGhhdCBwcmVmZXRjaCBjYW4gc3RhcnQgb25jZQo+ID4gKwkgKiB0aGUgcmVnaXN0
ZXJzIGFyZSBzZXQKPiA+ICsJICovCj4gPiArCWNsa19wcmVwYXJlX2VuYWJsZShod2Rldi0+YWNs
ayk7Cj4gPiArCWNsa19wcmVwYXJlX2VuYWJsZShod2Rldi0+bWNsayk7Cj4gPiArCj4gPiArCXJl
dCA9IGh3ZGV2LT5xdWVyeV9odyhod2Rldik7Cj4gPiArCWlmIChyZXQpIHsKPiA+ICsJCURSTV9F
UlJPUigiSW52YWxpZCBIVyBjb25maWd1cmF0aW9uXG4iKTsKPiA+ICsJCWdvdG8gcXVlcnlfaHdf
ZmFpbDsKPiA+ICsJfQo+ID4gKwo+ID4gKwl2ZXJzaW9uID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYs
IGh3ZGV2LT5tYXAuZGNfYmFzZSArIE1BTElEUF9ERV9DT1JFX0lEKTsKPiA+ICsJRFJNX0lORk8o
ImZvdW5kIEFSTSBNYWxpLURQJTN4IHZlcnNpb24gciVkcCVkXG4iLCB2ZXJzaW9uID4+IDE2LAo+
ID4gKwkJICh2ZXJzaW9uID4+IDEyKSAmIDB4ZiwgKHZlcnNpb24gPj4gOCkgJiAweGYpOwo+ID4g
Kwo+ID4gKwkvKiBzZXQgdGhlIG51bWJlciBvZiBsaW5lcyB1c2VkIGZvciBvdXRwdXQgb2YgUkdC
IGRhdGEgKi8KPiA+ICsJcmV0ID0gb2ZfcHJvcGVydHlfcmVhZF91OF9hcnJheShkZXYtPm9mX25v
ZGUsCj4gPiArCQkJCQkiYXJtLG1hbGlkcC1vdXRwdXQtcG9ydC1saW5lcyIsCj4gPiArCQkJCQlv
dXRwdXRfd2lkdGgsIE1BWF9PVVRQVVRfQ0hBTk5FTFMpOwo+ID4gKwlpZiAocmV0KQo+ID4gKwkJ
Z290byBxdWVyeV9od19mYWlsOwo+ID4gKwo+ID4gKwlmb3IgKGkgPSAwOyBpIDwgTUFYX09VVFBV
VF9DSEFOTkVMUzsgaSsrKQo+ID4gKwkJb3V0X2RlcHRoID0gKG91dF9kZXB0aCA8PCA4KSB8IChv
dXRwdXRfd2lkdGhbaV0gJiAweGYpOwo+ID4gKwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIG91dF9k
ZXB0aCwgaHdkZXYtPm1hcC5vdXRfZGVwdGhfYmFzZSk7Cj4gPiArCj4gPiArCWRybS0+ZGV2X3By
aXZhdGUgPSBtYWxpZHA7Cj4gPiArCWRldl9zZXRfZHJ2ZGF0YShkZXYsIGRybSk7Cj4gPiArCWF0
b21pY19zZXQoJm1hbGlkcC0+Y29uZmlnX3ZhbGlkLCAwKTsKPiA+ICsJaW5pdF93YWl0cXVldWVf
aGVhZCgmbWFsaWRwLT53cSk7Cj4gPiArCj4gPiArCW11dGV4X2luaXQoJm1hbGlkcC0+Y29tbWl0
LmxvY2spOwo+ID4gKwlJTklUX1dPUksoJm1hbGlkcC0+Y29tbWl0LndvcmssIG1hbGlkcF9hdG9t
aWNfd29yayk7Cj4gPiArCj4gPiArCXJldCA9IG1hbGlkcF9pbml0KGRybSk7Cj4gPiArCWlmIChy
ZXQgPCAwKQo+ID4gKwkJZ290byBpbml0X2ZhaWw7Cj4gPiArCj4gPiArCXJldCA9IGRybV9kZXZf
cmVnaXN0ZXIoZHJtLCAwKTsKPiA+ICsJaWYgKHJldCkKPiA+ICsJCWdvdG8gcmVnaXN0ZXJfZmFp
bDsKPiA+ICsKPiA+ICsJLyogU2V0IHRoZSBDUlRDJ3MgcG9ydCBzbyB0aGF0IHRoZSBlbmNvZGVy
IGNvbXBvbmVudCBjYW4gZmluZCBpdCAqLwo+ID4gKwltYWxpZHAtPmNydGMucG9ydCA9IG9mX2dy
YXBoX2dldF9uZXh0X2VuZHBvaW50KGRldi0+b2Zfbm9kZSwgTlVMTCk7Cj4gPiArCj4gPiArCXJl
dCA9IGNvbXBvbmVudF9iaW5kX2FsbChkZXYsIGRybSk7Cj4gPiArCW9mX25vZGVfcHV0KG1hbGlk
cC0+Y3J0Yy5wb3J0KTsKPiA+ICsKPiA+ICsJaWYgKHJldCkgewo+ID4gKwkJRFJNX0VSUk9SKCJG
YWlsZWQgdG8gYmluZCBhbGwgY29tcG9uZW50c1xuIik7Cj4gPiArCQlnb3RvIGJpbmRfZmFpbDsK
PiA+ICsJfQo+ID4gKwo+ID4gKwlyZXQgPSBkcm1fdmJsYW5rX2luaXQoZHJtLCBkcm0tPm1vZGVf
Y29uZmlnLm51bV9jcnRjKTsKPiA+ICsJaWYgKHJldCA8IDApIHsKPiA+ICsJCURSTV9FUlJPUigi
ZmFpbGVkIHRvIGluaXRpYWxpc2UgdmJsYW5rXG4iKTsKPiA+ICsJCWdvdG8gdmJsYW5rX2ZhaWw7
Cj4gPiArCX0KPiA+ICsJZHJtLT52YmxhbmtfZGlzYWJsZV9hbGxvd2VkID0gdHJ1ZTsKPiA+ICsK
PiA+ICsJcmV0ID0gbWFsaWRwX2lycV9pbml0KHBkZXYpOwo+ID4gKwlpZiAocmV0IDwgMCkKPiA+
ICsJCWdvdG8gaXJxX2luaXRfZmFpbDsKPiA+ICsKPiA+ICsJZHJtX21vZGVfY29uZmlnX3Jlc2V0
KGRybSk7Cj4gPiArCj4gPiArCWRybV9oZWxwZXJfZGlzYWJsZV91bnVzZWRfZnVuY3Rpb25zKGRy
bSk7Cj4gPiArCW1hbGlkcC0+ZmJkZXYgPSBkcm1fZmJkZXZfY21hX2luaXQoZHJtLCAzMiwgZHJt
LT5tb2RlX2NvbmZpZy5udW1fY3J0YywKPiA+ICsJCQkJCSAgIGRybS0+bW9kZV9jb25maWcubnVt
X2Nvbm5lY3Rvcik7Cj4gPiArCj4gPiArCWlmIChJU19FUlIobWFsaWRwLT5mYmRldikpIHsKPiA+
ICsJCXJldCA9IFBUUl9FUlIobWFsaWRwLT5mYmRldik7Cj4gPiArCQltYWxpZHAtPmZiZGV2ID0g
TlVMTDsKPiA+ICsJCWdvdG8gZmJkZXZfZmFpbDsKPiA+ICsJfQo+ID4gKwo+ID4gKwlkcm1fa21z
X2hlbHBlcl9wb2xsX2luaXQoZHJtKTsKPiA+ICsJcmV0dXJuIDA7Cj4gPiArCj4gPiArZmJkZXZf
ZmFpbDoKPiA+ICsJbWFsaWRwX3NlX2lycV9jbGVhbnVwKGRybSk7Cj4gPiArCW1hbGlkcF9kZV9p
cnFfY2xlYW51cChkcm0pOwo+ID4gK2lycV9pbml0X2ZhaWw6Cj4gPiArCWRybV92YmxhbmtfY2xl
YW51cChkcm0pOwo+ID4gK3ZibGFua19mYWlsOgo+ID4gKwljb21wb25lbnRfdW5iaW5kX2FsbChk
ZXYsIGRybSk7Cj4gPiArYmluZF9mYWlsOgo+ID4gKwlkcm1fZGV2X3VucmVnaXN0ZXIoZHJtKTsK
PiA+ICtyZWdpc3Rlcl9mYWlsOgo+ID4gKwltYWxpZHBfZGVfcGxhbmVzX2Rlc3Ryb3koZHJtKTsK
PiA+ICsJZHJtX21vZGVfY29uZmlnX2NsZWFudXAoZHJtKTsKPiA+ICtpbml0X2ZhaWw6Cj4gPiAr
CWRybS0+ZGV2X3ByaXZhdGUgPSBOVUxMOwo+ID4gKwlkZXZfc2V0X2RydmRhdGEoZGV2LCBOVUxM
KTsKPiA+ICtxdWVyeV9od19mYWlsOgo+ID4gKwljbGtfZGlzYWJsZV91bnByZXBhcmUoaHdkZXYt
Pm1jbGspOwo+ID4gKwljbGtfZGlzYWJsZV91bnByZXBhcmUoaHdkZXYtPmFjbGspOwo+ID4gKwlj
bGtfZGlzYWJsZV91bnByZXBhcmUoaHdkZXYtPnBjbGspOwo+ID4gKwlkcm1fZGV2X3VucmVmKGRy
bSk7Cj4gPiArYWxsb2NfZmFpbDoKPiA+ICsJb2ZfcmVzZXJ2ZWRfbWVtX2RldmljZV9yZWxlYXNl
KGRldik7Cj4gPiArCj4gPiArCXJldHVybiByZXQ7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyB2
b2lkIG1hbGlkcF91bmJpbmQoc3RydWN0IGRldmljZSAqZGV2KQo+ID4gK3sKPiA+ICsJc3RydWN0
IGRybV9kZXZpY2UgKmRybSA9IGRldl9nZXRfZHJ2ZGF0YShkZXYpOwo+ID4gKwlzdHJ1Y3QgbWFs
aWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJpdmF0ZTsKPiA+ICsJc3RydWN0IG1hbGlkcF9o
d19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7Cj4gPiArCj4gPiArCWlmIChtYWxpZHAtPmZi
ZGV2KSB7Cj4gPiArCQlkcm1fZmJkZXZfY21hX2ZpbmkobWFsaWRwLT5mYmRldik7Cj4gPiArCQlt
YWxpZHAtPmZiZGV2ID0gTlVMTDsKPiA+ICsJfQo+ID4gKwlkcm1fa21zX2hlbHBlcl9wb2xsX2Zp
bmkoZHJtKTsKPiA+ICsJbWFsaWRwX3NlX2lycV9jbGVhbnVwKGRybSk7Cj4gPiArCW1hbGlkcF9k
ZV9pcnFfY2xlYW51cChkcm0pOwo+ID4gKwlkcm1fdmJsYW5rX2NsZWFudXAoZHJtKTsKPiA+ICsJ
Y29tcG9uZW50X3VuYmluZF9hbGwoZGV2LCBkcm0pOwo+ID4gKwlkcm1fZGV2X3VucmVnaXN0ZXIo
ZHJtKTsKPiA+ICsJbWFsaWRwX2RlX3BsYW5lc19kZXN0cm95KGRybSk7Cj4gPiArCWRybV9tb2Rl
X2NvbmZpZ19jbGVhbnVwKGRybSk7Cj4gPiArCWRybS0+ZGV2X3ByaXZhdGUgPSBOVUxMOwo+ID4g
KwlkZXZfc2V0X2RydmRhdGEoZGV2LCBOVUxMKTsKPiA+ICsJY2xrX2Rpc2FibGVfdW5wcmVwYXJl
KGh3ZGV2LT5tY2xrKTsKPiA+ICsJY2xrX2Rpc2FibGVfdW5wcmVwYXJlKGh3ZGV2LT5hY2xrKTsK
PiA+ICsJY2xrX2Rpc2FibGVfdW5wcmVwYXJlKGh3ZGV2LT5wY2xrKTsKPiA+ICsJZHJtX2Rldl91
bnJlZihkcm0pOwo+ID4gKwlvZl9yZXNlcnZlZF9tZW1fZGV2aWNlX3JlbGVhc2UoZGV2KTsKPiA+
ICt9Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0IHN0cnVjdCBjb21wb25lbnRfbWFzdGVyX29wcyBt
YWxpZHBfbWFzdGVyX29wcyA9IHsKPiA+ICsJLmJpbmQgPSBtYWxpZHBfYmluZCwKPiA+ICsJLnVu
YmluZCA9IG1hbGlkcF91bmJpbmQsCj4gPiArfTsKPiA+ICsKPiA+ICtzdGF0aWMgaW50IG1hbGlk
cF9jb21wYXJlX2RldihzdHJ1Y3QgZGV2aWNlICpkZXYsIHZvaWQgKmRhdGEpCj4gPiArewo+ID4g
KwlzdHJ1Y3QgZGV2aWNlX25vZGUgKm5wID0gZGF0YTsKPiA+ICsKPiA+ICsJcmV0dXJuIGRldi0+
b2Zfbm9kZSA9PSBucDsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGludCBtYWxpZHBfcGxhdGZv
cm1fcHJvYmUoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikKPiA+ICt7Cj4gPiArCXN0cnVj
dCBkZXZpY2Vfbm9kZSAqcG9ydCwgKmVwOwo+ID4gKwlzdHJ1Y3QgY29tcG9uZW50X21hdGNoICpt
YXRjaCA9IE5VTEw7Cj4gPiArCj4gPiArCWlmICghcGRldi0+ZGV2Lm9mX25vZGUpCj4gPiArCQly
ZXR1cm4gLUVOT0RFVjsKPiA+ICsKPiA+ICsJLyogdGhlcmUgaXMgb25seSBvbmUgb3V0cHV0IHBv
cnQgaW5zaWRlIGVhY2ggZGV2aWNlLCBmaW5kIGl0ICovCj4gPiArCWVwID0gb2ZfZ3JhcGhfZ2V0
X25leHRfZW5kcG9pbnQocGRldi0+ZGV2Lm9mX25vZGUsIE5VTEwpOwo+ID4gKwlpZiAoIWVwKQo+
ID4gKwkJcmV0dXJuIC1FTk9ERVY7Cj4gPiArCj4gPiArCWlmICghb2ZfZGV2aWNlX2lzX2F2YWls
YWJsZShlcCkpIHsKPiA+ICsJCW9mX25vZGVfcHV0KGVwKTsKPiA+ICsJCXJldHVybiAtRU5PREVW
Owo+ID4gKwl9Cj4gPiArCj4gPiArCS8qIGFkZCB0aGUgcmVtb3RlIGVuY29kZXIgcG9ydCBhcyBj
b21wb25lbnQgKi8KPiA+ICsJcG9ydCA9IG9mX2dyYXBoX2dldF9yZW1vdGVfcG9ydF9wYXJlbnQo
ZXApOwo+ID4gKwlvZl9ub2RlX3B1dChlcCk7Cj4gPiArCWlmICghcG9ydCB8fCAhb2ZfZGV2aWNl
X2lzX2F2YWlsYWJsZShwb3J0KSkgewo+ID4gKwkJb2Zfbm9kZV9wdXQocG9ydCk7Cj4gPiArCQly
ZXR1cm4gLUVBR0FJTjsKPiA+ICsJfQo+ID4gKwo+ID4gKwljb21wb25lbnRfbWF0Y2hfYWRkKCZw
ZGV2LT5kZXYsICZtYXRjaCwgbWFsaWRwX2NvbXBhcmVfZGV2LCBwb3J0KTsKPiA+ICsJcmV0dXJu
IGNvbXBvbmVudF9tYXN0ZXJfYWRkX3dpdGhfbWF0Y2goJnBkZXYtPmRldiwgJm1hbGlkcF9tYXN0
ZXJfb3BzLAo+ID4gKwkJCQkJICAgICAgIG1hdGNoKTsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGlj
IGludCBtYWxpZHBfcGxhdGZvcm1fcmVtb3ZlKHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYp
Cj4gPiArewo+ID4gKwljb21wb25lbnRfbWFzdGVyX2RlbCgmcGRldi0+ZGV2LCAmbWFsaWRwX21h
c3Rlcl9vcHMpOwo+ID4gKwlyZXR1cm4gMDsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIHN0cnVj
dCBwbGF0Zm9ybV9kcml2ZXIgbWFsaWRwX3BsYXRmb3JtX2RyaXZlciA9IHsKPiA+ICsJLnByb2Jl
CQk9IG1hbGlkcF9wbGF0Zm9ybV9wcm9iZSwKPiA+ICsJLnJlbW92ZQkJPSBtYWxpZHBfcGxhdGZv
cm1fcmVtb3ZlLAo+ID4gKwkuZHJpdmVyCT0gewo+ID4gKwkJLm5hbWUgPSAibWFsaS1kcCIsCj4g
PiArCQkub2ZfbWF0Y2hfdGFibGUJPSBtYWxpZHBfZHJtX29mX21hdGNoLAo+ID4gKwl9LAo+ID4g
K307Cj4gPiArCj4gPiArbW9kdWxlX3BsYXRmb3JtX2RyaXZlcihtYWxpZHBfcGxhdGZvcm1fZHJp
dmVyKTsKPiA+ICsKPiA+ICtNT0RVTEVfQVVUSE9SKCJMaXZpdSBEdWRhdSA8TGl2aXUuRHVkYXVA
YXJtLmNvbT4iKTsKPiA+ICtNT0RVTEVfREVTQ1JJUFRJT04oIkFSTSBNYWxpIERQIERSTSBkcml2
ZXIiKTsKPiA+ICtNT0RVTEVfTElDRU5TRSgiR1BMIHYyIik7Cj4gPiBkaWZmIC0tZ2l0IGEvZHJp
dmVycy9ncHUvZHJtL2FybS9tYWxpZHBfZHJ2LmggYi9kcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlk
cF9kcnYuaAo+ID4gbmV3IGZpbGUgbW9kZSAxMDA2NDQKPiA+IGluZGV4IDAwMDAwMDAuLmVmZmQz
YmUKPiA+IC0tLSAvZGV2L251bGwKPiA+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9hcm0vbWFsaWRw
X2Rydi5oCj4gPiBAQCAtMCwwICsxLDU0IEBACj4gPiArLyoKPiA+ICsgKiAoQykgQ09QWVJJR0hU
IDIwMTYgQVJNIExpbWl0ZWQuIEFsbCByaWdodHMgcmVzZXJ2ZWQuCj4gPiArICogQXV0aG9yOiBM
aXZpdSBEdWRhdSA8TGl2aXUuRHVkYXVAYXJtLmNvbT4KPiA+ICsgKgo+ID4gKyAqIFRoaXMgcHJv
Z3JhbSBpcyBmcmVlIHNvZnR3YXJlIGFuZCBpcyBwcm92aWRlZCB0byB5b3UgdW5kZXIgdGhlIHRl
cm1zIG9mIHRoZQo+ID4gKyAqIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIHZlcnNpb24gMiBh
cyBwdWJsaXNoZWQgYnkgdGhlIEZyZWUgU29mdHdhcmUKPiA+ICsgKiBGb3VuZGF0aW9uLCBhbmQg
YW55IHVzZSBieSB5b3Ugb2YgdGhpcyBwcm9ncmFtIGlzIHN1YmplY3QgdG8gdGhlIHRlcm1zCj4g
PiArICogb2Ygc3VjaCBHTlUgbGljZW5jZS4KPiA+ICsgKgo+ID4gKyAqIEFSTSBNYWxpIERQNTAw
L0RQNTUwL0RQNjUwIEtNUy9EUk0gZHJpdmVyIHN0cnVjdHVyZXMKPiA+ICsgKi8KPiA+ICsKPiA+
ICsjaWZuZGVmIF9fTUFMSURQX0RSVl9IX18KPiA+ICsjZGVmaW5lIF9fTUFMSURQX0RSVl9IX18K
PiA+ICsKPiA+ICsjaW5jbHVkZSA8bGludXgvbXV0ZXguaD4KPiA+ICsjaW5jbHVkZSA8bGludXgv
d2FpdC5oPgo+ID4gKyNpbmNsdWRlICJtYWxpZHBfaHcuaCIKPiA+ICsKPiA+ICtzdHJ1Y3QgbWFs
aWRwX2RybSB7Cj4gPiArCXN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpkZXY7Cj4gPiArCXN0cnVj
dCBkcm1fZmJkZXZfY21hICpmYmRldjsKPiA+ICsJc3RydWN0IGxpc3RfaGVhZCBldmVudF9saXN0
Owo+ID4gKwlzdHJ1Y3QgZHJtX2NydGMgY3J0YzsKPiA+ICsJd2FpdF9xdWV1ZV9oZWFkX3Qgd3E7
Cj4gPiArCXN0cnVjdCB7Cj4gPiArCQlzdHJ1Y3QgZHJtX2F0b21pY19zdGF0ZSAqc3RhdGU7Cj4g
PiArCQlzdHJ1Y3Qgd29ya19zdHJ1Y3Qgd29yazsKPiA+ICsJCXN0cnVjdCBtdXRleCBsb2NrOwo+
ID4gKwl9IGNvbW1pdDsKPiA+ICsJYXRvbWljX3QgY29uZmlnX3ZhbGlkOwo+ID4gK307Cj4gPiAr
Cj4gPiArI2RlZmluZSBjcnRjX3RvX21hbGlkcF9kZXZpY2UoeCkgY29udGFpbmVyX29mKHgsIHN0
cnVjdCBtYWxpZHBfZHJtLCBjcnRjKQo+ID4gKwo+ID4gK3N0cnVjdCBtYWxpZHBfcGxhbmUgewo+
ID4gKwlzdHJ1Y3QgZHJtX3BsYW5lIGJhc2U7Cj4gPiArCXN0cnVjdCBtYWxpZHBfaHdfZGV2aWNl
ICpod2RldjsKPiA+ICsJY29uc3Qgc3RydWN0IG1hbGlkcF9sYXllciAqbGF5ZXI7Cj4gPiArCS8q
IHNpemUgb2YgdGhlIHJlcXVpcmVkIHJvdGF0aW9uIG1lbW9yeSB3aGVuIHBsYW5lIGlzIHJvdGF0
ZWQgKi8KPiA+ICsJdTMyIHJvdG1lbV9zaXplOwo+ID4gK307Cj4gPiArCj4gPiArI2RlZmluZSB0
b19tYWxpZHBfcGxhbmUoeCkgY29udGFpbmVyX29mKHgsIHN0cnVjdCBtYWxpZHBfcGxhbmUsIGJh
c2UpCj4gPiArCj4gPiAraW50IG1hbGlkcF9zZXRfYW5kX3dhaXRfY29uZmlnX3ZhbGlkKHN0cnVj
dCBkcm1fZGV2aWNlICpkcm0pOwo+ID4gK2ludCBtYWxpZHBfZGVfcGxhbmVzX2luaXQoc3RydWN0
IGRybV9kZXZpY2UgKmRybSk7Cj4gPiArdm9pZCBtYWxpZHBfZGVfcGxhbmVzX2Rlc3Ryb3koc3Ry
dWN0IGRybV9kZXZpY2UgKmRybSk7Cj4gPiAraW50IG1hbGlkcF9jcnRjX2luaXQoc3RydWN0IGRy
bV9kZXZpY2UgKmRybSk7Cj4gPiArCj4gPiArLyogb2Z0ZW4gdXNlZCBjb21iaW5hdGlvbiBvZiBy
b3RhdGlvbmFsIGJpdHMgKi8KPiA+ICsjZGVmaW5lIE1BTElEUF9ST1RBVEVEX01BU0sJKEJJVChE
Uk1fUk9UQVRFXzkwKSB8IEJJVChEUk1fUk9UQVRFXzI3MCkpCj4gPiArCj4gPiArI2VuZGlmICAv
KiBfX01BTElEUF9EUlZfSF9fICovCj4gPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2Fy
bS9tYWxpZHBfaHcuYyBiL2RyaXZlcnMvZ3B1L2RybS9hcm0vbWFsaWRwX2h3LmMKPiA+IG5ldyBm
aWxlIG1vZGUgMTAwNjQ0Cj4gPiBpbmRleCAwMDAwMDAwLi4yMjUxOWY0Cj4gPiAtLS0gL2Rldi9u
dWxsCj4gPiArKysgYi9kcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9ody5jCj4gPiBAQCAtMCww
ICsxLDc3NCBAQAo+ID4gKy8qCj4gPiArICogKEMpIENPUFlSSUdIVCAyMDE2IEFSTSBMaW1pdGVk
LiBBbGwgcmlnaHRzIHJlc2VydmVkLgo+ID4gKyAqIEF1dGhvcjogTGl2aXUgRHVkYXUgPExpdml1
LkR1ZGF1QGFybS5jb20+Cj4gPiArICoKPiA+ICsgKiBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0
d2FyZSBhbmQgaXMgcHJvdmlkZWQgdG8geW91IHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUKPiA+ICsg
KiBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZSB2ZXJzaW9uIDIgYXMgcHVibGlzaGVkIGJ5IHRo
ZSBGcmVlIFNvZnR3YXJlCj4gPiArICogRm91bmRhdGlvbiwgYW5kIGFueSB1c2UgYnkgeW91IG9m
IHRoaXMgcHJvZ3JhbSBpcyBzdWJqZWN0IHRvIHRoZSB0ZXJtcwo+ID4gKyAqIG9mIHN1Y2ggR05V
IGxpY2VuY2UuCj4gPiArICoKPiA+ICsgKiBBUk0gTWFsaSBEUDUwMC9EUDU1MC9EUDY1MCBoYXJk
d2FyZSBtYW5pcHVsYXRpb24gcm91dGluZXMuIFRoaXMgaXMgd2hlcmUKPiA+ICsgKiB0aGUgZGlm
ZmVyZW5jZSBiZXR3ZWVuIHZhcmlvdXMgdmVyc2lvbnMgb2YgdGhlIGhhcmR3YXJlIGlzIGJlaW5n
IGRlYWx0IHdpdGgKPiA+ICsgKiBpbiBhbiBhdHRlbXB0IHRvIHByb3ZpZGUgdG8gdGhlIHJlc3Qg
b2YgdGhlIGRyaXZlciBjb2RlIGEgdW5pZmllZCB2aWV3Cj4gPiArICovCj4gPiArCj4gPiArI2lu
Y2x1ZGUgPGxpbnV4L3R5cGVzLmg+Cj4gPiArI2luY2x1ZGUgPGxpbnV4L2lvLmg+Cj4gPiArI2lu
Y2x1ZGUgPGRybS9kcm1QLmg+Cj4gPiArI2luY2x1ZGUgPHZpZGVvL3ZpZGVvbW9kZS5oPgo+ID4g
KyNpbmNsdWRlIDx2aWRlby9kaXNwbGF5X3RpbWluZy5oPgo+ID4gKwo+ID4gKyNpbmNsdWRlICJt
YWxpZHBfZHJ2LmgiCj4gPiArI2luY2x1ZGUgIm1hbGlkcF9ody5oIgo+ID4gKyNpbmNsdWRlICJt
YWxpZHBfcmVncy5oIgo+ID4gKwo+ID4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgbWFsaWRwX2lucHV0
X2Zvcm1hdCBtYWxpZHA1MDBfZGVfZm9ybWF0c1tdID0gewo+ID4gKwkvKiAgICBsYXllcnMgc3Vw
cG9ydGluZyB0aGUgZm9ybWF0LCAgICAgaW50ZXJuYWwgaWQsICAgICAgZm91cmNjICovCj4gPiAr
CXsgREVfVklERU8xIHwgREVfR1JBUEhJQ1MxIHwgREVfR1JBUEhJQ1MyLCAgMCwgRFJNX0ZPUk1B
VF9BUkdCMjEwMTAxMCB9LAo+ID4gKwl7IERFX1ZJREVPMSB8IERFX0dSQVBISUNTMSB8IERFX0dS
QVBISUNTMiwgIDEsIERSTV9GT1JNQVRfQUJHUjIxMDEwMTAgfSwKPiA+ICsJeyBERV9WSURFTzEg
fCBERV9HUkFQSElDUzEgfCBERV9HUkFQSElDUzIsICAyLCBEUk1fRk9STUFUX0FSR0I4ODg4IH0s
Cj4gPiArCXsgREVfVklERU8xIHwgREVfR1JBUEhJQ1MxIHwgREVfR1JBUEhJQ1MyLCAgMywgRFJN
X0ZPUk1BVF9BQkdSODg4OCB9LAo+ID4gKwl7IERFX1ZJREVPMSB8IERFX0dSQVBISUNTMSB8IERF
X0dSQVBISUNTMiwgIDQsIERSTV9GT1JNQVRfWFJHQjg4ODggfSwKPiA+ICsJeyBERV9WSURFTzEg
fCBERV9HUkFQSElDUzEgfCBERV9HUkFQSElDUzIsICA1LCBEUk1fRk9STUFUX1hCR1I4ODg4IH0s
Cj4gPiArCXsgREVfVklERU8xIHwgREVfR1JBUEhJQ1MxIHwgREVfR1JBUEhJQ1MyLCAgNiwgRFJN
X0ZPUk1BVF9SR0I4ODggfSwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9H
UkFQSElDUzIsICA3LCBEUk1fRk9STUFUX0JHUjg4OCB9LAo+ID4gKwl7IERFX1ZJREVPMSB8IERF
X0dSQVBISUNTMSB8IERFX0dSQVBISUNTMiwgIDgsIERSTV9GT1JNQVRfUkdCQTU1NTEgfSwKPiA+
ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9HUkFQSElDUzIsICA5LCBEUk1fRk9S
TUFUX0FCR1IxNTU1IH0sCj4gPiArCXsgREVfVklERU8xIHwgREVfR1JBUEhJQ1MxIHwgREVfR1JB
UEhJQ1MyLCAxMCwgRFJNX0ZPUk1BVF9SR0I1NjUgfSwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9H
UkFQSElDUzEgfCBERV9HUkFQSElDUzIsIDExLCBEUk1fRk9STUFUX0JHUjU2NSB9LAo+ID4gKwl7
IERFX1ZJREVPMSwgMTIsIERSTV9GT1JNQVRfVVlWWSB9LAo+ID4gKwl7IERFX1ZJREVPMSwgMTMs
IERSTV9GT1JNQVRfWVVZViB9LAo+ID4gKwl7IERFX1ZJREVPMSwgMTQsIERSTV9GT1JNQVRfTlYx
MiB9LAo+ID4gKwl7IERFX1ZJREVPMSwgMTUsIERSTV9GT1JNQVRfWVVWNDIwIH0sCj4gPiArfTsK
PiA+ICsKPiA+ICsjZGVmaW5lIE1BTElEUF9JRChfX2dyb3VwLCBfX2Zvcm1hdCkgXAo+ID4gKwko
KCgoX19ncm91cCkgJiAweDcpIDw8IDMpIHwgKChfX2Zvcm1hdCkgJiAweDcpKQo+ID4gKwo+ID4g
KyNkZWZpbmUgTUFMSURQX0NPTU1PTl9GT1JNQVRTIFwKPiA+ICsJLyogICAgbGF5ZXJzIHN1cHBv
cnRpbmcgdGhlIGZvcm1hdCwgICAgICBpbnRlcm5hbCBpZCwgICAgICBmb3VyY2MgKi8gXAo+ID4g
Kwl7IERFX1ZJREVPMSB8IERFX0dSQVBISUNTMSB8IERFX1ZJREVPMiwgTUFMSURQX0lEKDAsIDAp
LCBEUk1fRk9STUFUX0FSR0IyMTAxMDEwIH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQ
SElDUzEgfCBERV9WSURFTzIsIE1BTElEUF9JRCgwLCAxKSwgRFJNX0ZPUk1BVF9BQkdSMjEwMTAx
MCB9LCBcCj4gPiArCXsgREVfVklERU8xIHwgREVfR1JBUEhJQ1MxIHwgREVfVklERU8yLCBNQUxJ
RFBfSUQoMCwgMiksIERSTV9GT1JNQVRfUkdCQTEwMTAxMDIgfSwgXAo+ID4gKwl7IERFX1ZJREVP
MSB8IERFX0dSQVBISUNTMSB8IERFX1ZJREVPMiwgTUFMSURQX0lEKDAsIDMpLCBEUk1fRk9STUFU
X0JHUkExMDEwMTAyIH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9W
SURFTzIgfCBERV9TTUFSVCwgTUFMSURQX0lEKDEsIDApLCBEUk1fRk9STUFUX0FSR0I4ODg4IH0s
IFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9WSURFTzIgfCBERV9TTUFS
VCwgTUFMSURQX0lEKDEsIDEpLCBEUk1fRk9STUFUX0FCR1I4ODg4IH0sIFwKPiA+ICsJeyBERV9W
SURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9WSURFTzIgfCBERV9TTUFSVCwgTUFMSURQX0lEKDEs
IDIpLCBEUk1fRk9STUFUX1JHQkE4ODg4IH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQ
SElDUzEgfCBERV9WSURFTzIgfCBERV9TTUFSVCwgTUFMSURQX0lEKDEsIDMpLCBEUk1fRk9STUFU
X0JHUkE4ODg4IH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9WSURF
TzIgfCBERV9TTUFSVCwgTUFMSURQX0lEKDIsIDApLCBEUk1fRk9STUFUX1hSR0I4ODg4IH0sIFwK
PiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9WSURFTzIgfCBERV9TTUFSVCwg
TUFMSURQX0lEKDIsIDEpLCBEUk1fRk9STUFUX1hCR1I4ODg4IH0sIFwKPiA+ICsJeyBERV9WSURF
TzEgfCBERV9HUkFQSElDUzEgfCBERV9WSURFTzIgfCBERV9TTUFSVCwgTUFMSURQX0lEKDIsIDIp
LCBEUk1fRk9STUFUX1JHQlg4ODg4IH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElD
UzEgfCBERV9WSURFTzIgfCBERV9TTUFSVCwgTUFMSURQX0lEKDIsIDMpLCBEUk1fRk9STUFUX0JH
Ulg4ODg4IH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9WSURFTzIs
IE1BTElEUF9JRCgzLCAwKSwgRFJNX0ZPUk1BVF9SR0I4ODggfSwgXAo+ID4gKwl7IERFX1ZJREVP
MSB8IERFX0dSQVBISUNTMSB8IERFX1ZJREVPMiwgTUFMSURQX0lEKDMsIDEpLCBEUk1fRk9STUFU
X0JHUjg4OCB9LCBcCj4gPiArCXsgREVfVklERU8xIHwgREVfR1JBUEhJQ1MxIHwgREVfVklERU8y
LCBNQUxJRFBfSUQoNCwgMCksIERSTV9GT1JNQVRfUkdCQTU1NTEgfSwgXAo+ID4gKwl7IERFX1ZJ
REVPMSB8IERFX0dSQVBISUNTMSB8IERFX1ZJREVPMiwgTUFMSURQX0lEKDQsIDEpLCBEUk1fRk9S
TUFUX0FCR1IxNTU1IH0sIFwKPiA+ICsJeyBERV9WSURFTzEgfCBERV9HUkFQSElDUzEgfCBERV9W
SURFTzIsIE1BTElEUF9JRCg0LCAyKSwgRFJNX0ZPUk1BVF9SR0I1NjUgfSwJXAo+ID4gKwl7IERF
X1ZJREVPMSB8IERFX0dSQVBISUNTMSB8IERFX1ZJREVPMiwgTUFMSURQX0lEKDQsIDMpLCBEUk1f
Rk9STUFUX0JHUjU2NSB9LAlcCj4gPiArCXsgREVfVklERU8xIHwgREVfVklERU8yLCBNQUxJRFBf
SUQoNSwgMiksIERSTV9GT1JNQVRfWVVZViB9LCBcCj4gPiArCXsgREVfVklERU8xIHwgREVfVklE
RU8yLCBNQUxJRFBfSUQoNSwgMyksIERSTV9GT1JNQVRfVVlWWSB9LCBcCj4gPiArCXsgREVfVklE
RU8xIHwgREVfVklERU8yLCBNQUxJRFBfSUQoNSwgNiksIERSTV9GT1JNQVRfTlYxMiB9LCBcCj4g
PiArCXsgREVfVklERU8xIHwgREVfVklERU8yLCBNQUxJRFBfSUQoNSwgNyksIERSTV9GT1JNQVRf
WVVWNDIwIH0KPiA+ICsKPiA+ICtzdGF0aWMgY29uc3Qgc3RydWN0IG1hbGlkcF9pbnB1dF9mb3Jt
YXQgbWFsaWRwNTUwX2RlX2Zvcm1hdHNbXSA9IHsKPiA+ICsJTUFMSURQX0NPTU1PTl9GT1JNQVRT
LAo+ID4gK307Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0IHN0cnVjdCBtYWxpZHBfaW5wdXRfZm9y
bWF0IG1hbGlkcDY1MF9kZV9mb3JtYXRzW10gPSB7Cj4gPiArCU1BTElEUF9DT01NT05fRk9STUFU
UywKPiA+ICt9Owo+ID4gKwo+ID4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgbWFsaWRwX2xheWVyIG1h
bGlkcDUwMF9sYXllcnNbXSA9IHsKPiA+ICsJeyBERV9WSURFTzEsIE1BTElEUDUwMF9ERV9MVl9C
QVNFLCBNQUxJRFA1MDBfREVfTFZfUFRSX0JBU0UgfSwKPiA+ICsJeyBERV9HUkFQSElDUzEsIE1B
TElEUDUwMF9ERV9MRzFfQkFTRSwgTUFMSURQNTAwX0RFX0xHMV9QVFJfQkFTRSB9LAo+ID4gKwl7
IERFX0dSQVBISUNTMiwgTUFMSURQNTAwX0RFX0xHMl9CQVNFLCBNQUxJRFA1MDBfREVfTEcyX1BU
Ul9CQVNFIH0sCj4gPiArfTsKPiA+ICsKPiA+ICtzdGF0aWMgY29uc3Qgc3RydWN0IG1hbGlkcF9s
YXllciBtYWxpZHA1NTBfbGF5ZXJzW10gPSB7Cj4gPiArCXsgREVfVklERU8xLCBNQUxJRFA1NTBf
REVfTFYxX0JBU0UsIE1BTElEUDU1MF9ERV9MVjFfUFRSX0JBU0UgfSwKPiA+ICsJeyBERV9HUkFQ
SElDUzEsIE1BTElEUDU1MF9ERV9MR19CQVNFLCBNQUxJRFA1NTBfREVfTEdfUFRSX0JBU0UgfSwK
PiA+ICsJeyBERV9WSURFTzIsIE1BTElEUDU1MF9ERV9MVjJfQkFTRSwgTUFMSURQNTUwX0RFX0xW
Ml9QVFJfQkFTRSB9LAo+ID4gKwl7IERFX1NNQVJULCBNQUxJRFA1NTBfREVfTFNfQkFTRSwgTUFM
SURQNTUwX0RFX0xTX1BUUl9CQVNFIH0sCj4gPiArfTsKPiA+ICsKPiA+ICsjZGVmaW5lIE1BTElE
UF9ERV9ERUZBVUxUX1BSRUZFVENIX1NUQVJUCTUKPiA+ICsKPiA+ICtpbnQgbWFsaWRwNTAwX3F1
ZXJ5X2h3KHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldikKPiA+ICt7Cj4gPiArCXUzMiBj
b25mID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYsIE1BTElEUDUwMF9DT05GSUdfSUQpOwo+ID4gKwkv
KiBiaXQgNCBvZiB0aGUgQ09ORklHX0lEIHJlZ2lzdGVyIGhvbGRzIHRoZSBsaW5lIHNpemUgbXVs
dGlwbGllciAqLwo+ID4gKwl1OCBsbl9zaXplX211bHQgPSBjb25mICYgMHgxMCA/IDIgOiAxOwo+
ID4gKwo+ID4gKwlod2Rldi0+bWluX2xpbmVfc2l6ZSA9IDI7Cj4gPiArCWh3ZGV2LT5tYXhfbGlu
ZV9zaXplID0gU1pfMksgKiBsbl9zaXplX211bHQ7Cj4gPiArCWh3ZGV2LT5yb3RhdGlvbl9tZW1v
cnlbMF0gPSBTWl8xSyAqIDY0ICogbG5fc2l6ZV9tdWx0Owo+ID4gKwlod2Rldi0+cm90YXRpb25f
bWVtb3J5WzFdID0gMDsgLyogbm8gc2Vjb25kIHJvdGF0aW9uIG1lbW9yeSBiYW5rICovCj4gPiAr
Cj4gPiArCXJldHVybiAwOwo+ID4gK30KPiA+ICsKPiA+ICt2b2lkIG1hbGlkcDUwMF9lbnRlcl9j
b25maWdfbW9kZShzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYpCj4gPiArewo+ID4gKwl1
MzIgc3RhdHVzLCBjb3VudCA9IDEwMDsKPiA+ICsKPiA+ICsJbWFsaWRwX2h3X3NldGJpdHMoaHdk
ZXYsIE1BTElEUDUwMF9EQ19DT05GSUdfUkVRLCBNQUxJRFA1MDBfRENfQ09OVFJPTCk7Cj4gPiAr
CXdoaWxlIChjb3VudCkgewo+ID4gKwkJc3RhdHVzID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYsIGh3
ZGV2LT5tYXAuZGNfYmFzZSArIE1BTElEUF9SRUdfU1RBVFVTKTsKPiA+ICsJCWlmICgoc3RhdHVz
ICYgTUFMSURQNTAwX0RDX0NPTkZJR19SRVEpID09IE1BTElEUDUwMF9EQ19DT05GSUdfUkVRKQo+
ID4gKwkJCWJyZWFrOwo+ID4gKwkJLyoKPiA+ICsJCSAqIGVudGVyaW5nIGNvbmZpZyBtb2RlIGNh
biB0YWtlIGFzIGxvbmcgYXMgdGhlIHJlbmRlcmluZwo+ID4gKwkJICogb2YgYSBmdWxsIGZyYW1l
LCBoZW5jZSB0aGUgbG9uZyBzbGVlcCBoZXJlCj4gPiArCQkgKi8KPiA+ICsJCXVzbGVlcF9yYW5n
ZSgxMDAwLCAxMDAwMCk7Cj4gPiArCQljb3VudC0tOwo+ID4gKwl9Cj4gPiArCVdBUk4oY291bnQg
PT0gMCwgInRpbWVvdXQgd2hpbGUgZW50ZXJpbmcgY29uZmlnIG1vZGUiKTsKPiA+ICt9Cj4gPiAr
Cj4gPiArdm9pZCBtYWxpZHA1MDBfbGVhdmVfY29uZmlnX21vZGUoc3RydWN0IG1hbGlkcF9od19k
ZXZpY2UgKmh3ZGV2KQo+ID4gK3sKPiA+ICsJdTMyIHN0YXR1cywgY291bnQgPSAzMDsKPiA+ICsK
PiA+ICsJbWFsaWRwX2h3X2NsZWFyYml0cyhod2RldiwgTUFMSURQNTAwX0RDX0NPTkZJR19SRVEs
IE1BTElEUDUwMF9EQ19DT05UUk9MKTsKPiA+ICsJd2hpbGUgKGNvdW50KSB7Cj4gPiArCQlzdGF0
dXMgPSBtYWxpZHBfaHdfcmVhZChod2RldiwgaHdkZXYtPm1hcC5kY19iYXNlICsgTUFMSURQX1JF
R19TVEFUVVMpOwo+ID4gKwkJaWYgKChzdGF0dXMgJiBNQUxJRFA1MDBfRENfQ09ORklHX1JFUSkg
PT0gMCkKPiA+ICsJCQlicmVhazsKPiA+ICsJCXVzbGVlcF9yYW5nZSgxMDAsIDEwMDApOwo+ID4g
KwkJY291bnQtLTsKPiA+ICsJfQo+ID4gKwlXQVJOKGNvdW50ID09IDAsICJ0aW1lb3V0IHdoaWxl
IGxlYXZpbmcgY29uZmlnIG1vZGUiKTsKPiA+ICt9Cj4gPiArCj4gPiArYm9vbCBtYWxpZHA1MDBf
aW5fY29uZmlnX21vZGUoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2KQo+ID4gK3sKPiA+
ICsJdTMyIHN0YXR1czsKPiA+ICsKPiA+ICsJc3RhdHVzID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYs
IGh3ZGV2LT5tYXAuZGNfYmFzZSArIE1BTElEUF9SRUdfU1RBVFVTKTsKPiA+ICsJaWYgKChzdGF0
dXMgJiBNQUxJRFA1MDBfRENfQ09ORklHX1JFUSkgPT0gTUFMSURQNTAwX0RDX0NPTkZJR19SRVEp
Cj4gPiArCQlyZXR1cm4gdHJ1ZTsKPiA+ICsKPiA+ICsJcmV0dXJuIGZhbHNlOwo+ID4gK30KPiA+
ICsKPiA+ICt2b2lkIG1hbGlkcDUwMF9zZXRfY29uZmlnX3ZhbGlkKHN0cnVjdCBtYWxpZHBfaHdf
ZGV2aWNlICpod2RldikKPiA+ICt7Cj4gPiArCW1hbGlkcF9od19zZXRiaXRzKGh3ZGV2LCBNQUxJ
RFBfQ0ZHX1ZBTElELCBNQUxJRFA1MDBfQ09ORklHX1ZBTElEKTsKPiA+ICt9Cj4gPiArCj4gPiAr
dm9pZCBtYWxpZHA1MDBfbW9kZXNldChzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYsIHN0
cnVjdCB2aWRlb21vZGUgKm1vZGUpCj4gPiArewo+ID4gKwl1MzIgdmFsID0gMDsKPiA+ICsKPiA+
ICsJbWFsaWRwX2h3X2NsZWFyYml0cyhod2RldiwgTUFMSURQNTAwX0RDX0NMRUFSX01BU0ssIE1B
TElEUDUwMF9EQ19DT05UUk9MKTsKPiA+ICsJaWYgKG1vZGUtPmZsYWdzICYgRElTUExBWV9GTEFH
U19IU1lOQ19ISUdIKQo+ID4gKwkJdmFsIHw9IE1BTElEUDUwMF9IU1lOQ1BPTDsKPiA+ICsJaWYg
KG1vZGUtPmZsYWdzICYgRElTUExBWV9GTEFHU19WU1lOQ19ISUdIKQo+ID4gKwkJdmFsIHw9IE1B
TElEUDUwMF9WU1lOQ1BPTDsKPiA+ICsJdmFsIHw9IE1BTElEUF9ERV9ERUZBVUxUX1BSRUZFVENI
X1NUQVJUOwo+ID4gKwltYWxpZHBfaHdfc2V0Yml0cyhod2RldiwgdmFsLCBNQUxJRFA1MDBfRENf
Q09OVFJPTCk7Cj4gPiArCj4gPiArCS8qCj4gPiArCSAqIE1hbGktRFA1MDAgZW5jb2RlcyB0aGUg
YmFja2dyb3VuZCBjb2xvciBsaWtlIHRoaXM6Cj4gPiArCSAqICAgIC0gcmVkICAgQCBNQUxJRFA1
MDBfQkdORF9DT0xPUlsxMjowXQo+ID4gKwkgKiAgICAtIGdyZWVuIEAgTUFMSURQNTAwX0JHTkRf
Q09MT1JbMjc6MTZdCj4gPiArCSAqICAgIC0gYmx1ZSAgQCAoTUFMSURQNTAwX0JHTkRfQ09MT1Ig
KyA0KVsxMjowXQo+ID4gKwkgKi8KPiA+ICsJdmFsID0gKChNQUxJRFBfQkdORF9DT0xPUl9HICYg
MHhmZmYpIDw8IDE2KSB8Cj4gPiArCSAgICAgIChNQUxJRFBfQkdORF9DT0xPUl9SICYgMHhmZmYp
Owo+ID4gKwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIHZhbCwgTUFMSURQNTAwX0JHTkRfQ09MT1Ip
Owo+ID4gKwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIE1BTElEUF9CR05EX0NPTE9SX0IsIE1BTElE
UDUwMF9CR05EX0NPTE9SICsgNCk7Cj4gPiArCj4gPiArCXZhbCA9IE1BTElEUF9ERV9IX0ZST05U
UE9SQ0gobW9kZS0+aGZyb250X3BvcmNoKSB8Cj4gPiArCQlNQUxJRFBfREVfSF9CQUNLUE9SQ0go
bW9kZS0+aGJhY2tfcG9yY2gpOwo+ID4gKwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIHZhbCwgTUFM
SURQNTAwX1RJTUlOR1NfQkFTRSArIE1BTElEUF9ERV9IX1RJTUlOR1MpOwo+ID4gKwo+ID4gKwl2
YWwgPSBNQUxJRFA1MDBfREVfVl9GUk9OVFBPUkNIKG1vZGUtPnZmcm9udF9wb3JjaCkgfAo+ID4g
KwkJTUFMSURQX0RFX1ZfQkFDS1BPUkNIKG1vZGUtPnZiYWNrX3BvcmNoKTsKPiA+ICsJbWFsaWRw
X2h3X3dyaXRlKGh3ZGV2LCB2YWwsIE1BTElEUDUwMF9USU1JTkdTX0JBU0UgKyBNQUxJRFBfREVf
Vl9USU1JTkdTKTsKPiA+ICsKPiA+ICsJdmFsID0gTUFMSURQX0RFX0hfU1lOQ1dJRFRIKG1vZGUt
PmhzeW5jX2xlbikgfAo+ID4gKwkJTUFMSURQX0RFX1ZfU1lOQ1dJRFRIKG1vZGUtPnZzeW5jX2xl
bik7Cj4gPiArCW1hbGlkcF9od193cml0ZShod2RldiwgdmFsLCBNQUxJRFA1MDBfVElNSU5HU19C
QVNFICsgTUFMSURQX0RFX1NZTkNfV0lEVEgpOwo+ID4gKwo+ID4gKwl2YWwgPSBNQUxJRFBfREVf
SF9BQ1RJVkUobW9kZS0+aGFjdGl2ZSkgfCBNQUxJRFBfREVfVl9BQ1RJVkUobW9kZS0+dmFjdGl2
ZSk7Cj4gPiArCW1hbGlkcF9od193cml0ZShod2RldiwgdmFsLCBNQUxJRFA1MDBfVElNSU5HU19C
QVNFICsgTUFMSURQX0RFX0hWX0FDVElWRSk7Cj4gPiArCj4gPiArCWlmIChtb2RlLT5mbGFncyAm
IERJU1BMQVlfRkxBR1NfSU5URVJMQUNFRCkKPiA+ICsJCW1hbGlkcF9od19zZXRiaXRzKGh3ZGV2
LCBNQUxJRFBfRElTUF9GVU5DX0lMQUNFRCwgTUFMSURQX0RFX0RJU1BMQVlfRlVOQyk7Cj4gPiAr
CWVsc2UKPiA+ICsJCW1hbGlkcF9od19jbGVhcmJpdHMoaHdkZXYsIE1BTElEUF9ESVNQX0ZVTkNf
SUxBQ0VELCBNQUxJRFBfREVfRElTUExBWV9GVU5DKTsKPiA+ICt9Cj4gPiArCj4gPiAraW50IG1h
bGlkcDUwMF9yb3RtZW1fcmVxdWlyZWQoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2LCB1
MTYgdywgdTE2IGgsIHUzMiBmbXQpCj4gPiArewo+ID4gKwl1bnNpZ25lZCBpbnQgZGVwdGg7Cj4g
PiArCWludCBicHA7Cj4gPiArCj4gPiArCS8qIFJHQjg4OCBvciBCR1I4ODggY2FuJ3QgYmUgcm90
YXRlZCAqLwo+ID4gKwlpZiAoKGZtdCA9PSBEUk1fRk9STUFUX1JHQjg4OCkgfHwgKGZtdCA9PSBE
Uk1fRk9STUFUX0JHUjg4OCkpCj4gPiArCQlyZXR1cm4gLUVJTlZBTDsKPiA+ICsKPiA+ICsJLyoK
PiA+ICsJICogRWFjaCBsYXllciBuZWVkcyBlbm91Z2ggcm90YXRpb24gbWVtb3J5IHRvIGZpdCA4
IGxpbmVzCj4gPiArCSAqIHdvcnRoIG9mIHBpeGVsIGRhdGEuIFJlcXVpcmVkIHNpemUgaXMgdGhl
bjoKPiA+ICsJICogICAgc2l6ZSA9IChyb3RhdGVkX3dpZHRoICogYnBwICogOCApIC8gODsKPiA+
ICsJICovCj4gPiArCWRybV9mYl9nZXRfYnBwX2RlcHRoKGZtdCwgJmRlcHRoLCAmYnBwKTsKPiA+
ICsKPiA+ICsJcmV0dXJuIHcgKiBicHA7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgbWFs
aWRwNTUwX3F1ZXJ5X2h3KHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldikKPiA+ICt7Cj4g
PiArCXUzMiBjb25mID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYsIE1BTElEUDU1MF9DT05GSUdfSUQp
Owo+ID4gKwl1OCBsbl9zaXplID0gKGNvbmYgPj4gNCkgJiAweDMsIHJzaXplOwo+ID4gKwo+ID4g
Kwlod2Rldi0+bWluX2xpbmVfc2l6ZSA9IDI7Cj4gPiArCj4gPiArCXN3aXRjaCAobG5fc2l6ZSkg
ewo+ID4gKwljYXNlIDA6Cj4gPiArCQlod2Rldi0+bWF4X2xpbmVfc2l6ZSA9IFNaXzJLOwo+ID4g
KwkJLyogdHdvIGJhbmtzIG9mIDY0S0IgZm9yIHJvdGF0aW9uIG1lbW9yeSAqLwo+ID4gKwkJcnNp
emUgPSA2NDsKPiA+ICsJCWJyZWFrOwo+ID4gKwljYXNlIDE6Cj4gPiArCQlod2Rldi0+bWF4X2xp
bmVfc2l6ZSA9IFNaXzRLOwo+ID4gKwkJLyogdHdvIGJhbmtzIG9mIDEyOEtCIGZvciByb3RhdGlv
biBtZW1vcnkgKi8KPiA+ICsJCXJzaXplID0gMTI4Owo+ID4gKwkJYnJlYWs7Cj4gPiArCWNhc2Ug
MjoKPiA+ICsJCWh3ZGV2LT5tYXhfbGluZV9zaXplID0gMTI4MDsKPiA+ICsJCS8qIHR3byBiYW5r
cyBvZiA0MEtCIGZvciByb3RhdGlvbiBtZW1vcnkgKi8KPiA+ICsJCXJzaXplID0gNDA7Cj4gPiAr
CQlicmVhazsKPiA+ICsJY2FzZSAzOgo+ID4gKwkJLyogcmVzZXJ2ZWQgdmFsdWUgKi8KPiA+ICsJ
CWh3ZGV2LT5tYXhfbGluZV9zaXplID0gMDsKPiA+ICsJCXJldHVybiAtRUlOVkFMOwo+ID4gKwl9
Cj4gPiArCj4gPiArCWh3ZGV2LT5yb3RhdGlvbl9tZW1vcnlbMF0gPSBod2Rldi0+cm90YXRpb25f
bWVtb3J5WzFdID0gcnNpemUgKiBTWl8xSzsKPiA+ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKwo+
ID4gK3ZvaWQgbWFsaWRwNTUwX2VudGVyX2NvbmZpZ19tb2RlKHN0cnVjdCBtYWxpZHBfaHdfZGV2
aWNlICpod2RldikKPiA+ICt7Cj4gPiArCXUzMiBzdGF0dXMsIGNvdW50ID0gMTAwOwo+ID4gKwo+
ID4gKwltYWxpZHBfaHdfc2V0Yml0cyhod2RldiwgTUFMSURQNTUwX0RDX0NPTkZJR19SRVEsIE1B
TElEUDU1MF9EQ19DT05UUk9MKTsKPiA+ICsJd2hpbGUgKGNvdW50KSB7Cj4gPiArCQlzdGF0dXMg
PSBtYWxpZHBfaHdfcmVhZChod2RldiwgaHdkZXYtPm1hcC5kY19iYXNlICsgTUFMSURQX1JFR19T
VEFUVVMpOwo+ID4gKwkJaWYgKChzdGF0dXMgJiBNQUxJRFA1NTBfRENfQ09ORklHX1JFUSkgPT0g
TUFMSURQNTUwX0RDX0NPTkZJR19SRVEpCj4gPiArCQkJYnJlYWs7Cj4gPiArCQkvKgo+ID4gKwkJ
ICogZW50ZXJpbmcgY29uZmlnIG1vZGUgY2FuIHRha2UgYXMgbG9uZyBhcyB0aGUgcmVuZGVyaW5n
Cj4gPiArCQkgKiBvZiBhIGZ1bGwgZnJhbWUsIGhlbmNlIHRoZSBsb25nIHNsZWVwIGhlcmUKPiA+
ICsJCSAqLwo+ID4gKwkJdXNsZWVwX3JhbmdlKDEwMDAsIDEwMDAwKTsKPiA+ICsJCWNvdW50LS07
Cj4gPiArCX0KPiA+ICsJV0FSTihjb3VudCA9PSAwLCAidGltZW91dCB3aGlsZSBlbnRlcmluZyBj
b25maWcgbW9kZSIpOwo+ID4gK30KPiA+ICsKPiA+ICt2b2lkIG1hbGlkcDU1MF9sZWF2ZV9jb25m
aWdfbW9kZShzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYpCj4gPiArewo+ID4gKwl1MzIg
c3RhdHVzLCBjb3VudCA9IDMwOwo+ID4gKwo+ID4gKwltYWxpZHBfaHdfY2xlYXJiaXRzKGh3ZGV2
LCBNQUxJRFA1NTBfRENfQ09ORklHX1JFUSwgTUFMSURQNTUwX0RDX0NPTlRST0wpOwo+ID4gKwl3
aGlsZSAoY291bnQpIHsKPiA+ICsJCXN0YXR1cyA9IG1hbGlkcF9od19yZWFkKGh3ZGV2LCBod2Rl
di0+bWFwLmRjX2Jhc2UgKyBNQUxJRFBfUkVHX1NUQVRVUyk7Cj4gPiArCQlpZiAoKHN0YXR1cyAm
IE1BTElEUDU1MF9EQ19DT05GSUdfUkVRKSA9PSAwKQo+ID4gKwkJCWJyZWFrOwo+ID4gKwkJdXNs
ZWVwX3JhbmdlKDEwMCwgMTAwMCk7Cj4gPiArCQljb3VudC0tOwo+ID4gKwl9Cj4gPiArCVdBUk4o
Y291bnQgPT0gMCwgInRpbWVvdXQgd2hpbGUgbGVhdmluZyBjb25maWcgbW9kZSIpOwo+ID4gK30K
PiA+ICsKPiA+ICtib29sIG1hbGlkcDU1MF9pbl9jb25maWdfbW9kZShzdHJ1Y3QgbWFsaWRwX2h3
X2RldmljZSAqaHdkZXYpCj4gPiArewo+ID4gKwl1MzIgc3RhdHVzOwo+ID4gKwo+ID4gKwlzdGF0
dXMgPSBtYWxpZHBfaHdfcmVhZChod2RldiwgaHdkZXYtPm1hcC5kY19iYXNlICsgTUFMSURQX1JF
R19TVEFUVVMpOwo+ID4gKwlpZiAoKHN0YXR1cyAmIE1BTElEUDU1MF9EQ19DT05GSUdfUkVRKSA9
PSBNQUxJRFA1NTBfRENfQ09ORklHX1JFUSkKPiA+ICsJCXJldHVybiB0cnVlOwo+ID4gKwo+ID4g
KwlyZXR1cm4gZmFsc2U7Cj4gPiArfQo+ID4gKwo+ID4gK3ZvaWQgbWFsaWRwNTUwX3NldF9jb25m
aWdfdmFsaWQoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2KQo+ID4gK3sKPiA+ICsJbWFs
aWRwX2h3X3NldGJpdHMoaHdkZXYsIE1BTElEUF9DRkdfVkFMSUQsIE1BTElEUDU1MF9DT05GSUdf
VkFMSUQpOwo+ID4gK30KPiA+ICsKPiA+ICt2b2lkIG1hbGlkcDU1MF9tb2Rlc2V0KHN0cnVjdCBt
YWxpZHBfaHdfZGV2aWNlICpod2Rldiwgc3RydWN0IHZpZGVvbW9kZSAqbW9kZSkKPiA+ICt7Cj4g
PiArCXUzMiB2YWwgPSBNQUxJRFBfREVfREVGQVVMVF9QUkVGRVRDSF9TVEFSVDsKPiA+ICsKPiA+
ICsJbWFsaWRwX2h3X3dyaXRlKGh3ZGV2LCB2YWwsIE1BTElEUDU1MF9ERV9DT05UUk9MKTsKPiA+
ICsJLyoKPiA+ICsJICogTWFsaS1EUDU1MCBhbmQgTWFsaS1EUDY1MCBlbmNvZGUgdGhlIGJhY2tn
cm91bmQgY29sb3IgbGlrZSB0aGlzOgo+ID4gKwkgKiAgIC0gcmVkICAgQCBNQUxJRFA1NTBfREVf
QkdORF9DT0xPUlsyMzoxNl0KPiA+ICsJICogICAtIGdyZWVuIEAgTUFMSURQNTUwX0RFX0JHTkRf
Q09MT1JbMTU6OF0KPiA+ICsJICogICAtIGJsdWUgIEAgTUFMSURQNTUwX0RFX0JHTkRfQ09MT1Jb
NzowXQo+ID4gKwkgKgo+ID4gKwkgKiBXZSBuZWVkIHRvIHRydW5jYXRlIHRoZSBsZWFzdCBzaWdu
aWZpY2FudCA0IGJpdHMgZnJvbSB0aGUgZGVmYXVsdAo+ID4gKwkgKiBNQUxJRFBfQkdORF9DT0xP
Ul94IHZhbHVlcwo+ID4gKwkgKi8KPiA+ICsJdmFsID0gKCgoTUFMSURQX0JHTkRfQ09MT1JfUiA+
PiA0KSAmIDB4ZmYpIDw8IDE2KSB8Cj4gPiArCSAgICAgICgoKE1BTElEUF9CR05EX0NPTE9SX0cg
Pj4gNCkgJiAweGZmKSA8PCA4KSB8Cj4gPiArCSAgICAgICgoTUFMSURQX0JHTkRfQ09MT1JfQiA+
PiA0KSAmIDB4ZmYpOwo+ID4gKwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIHZhbCwgTUFMSURQNTUw
X0RFX0JHTkRfQ09MT1IpOwo+ID4gKwo+ID4gKwl2YWwgPSBNQUxJRFBfREVfSF9GUk9OVFBPUkNI
KG1vZGUtPmhmcm9udF9wb3JjaCkgfAo+ID4gKwkJTUFMSURQX0RFX0hfQkFDS1BPUkNIKG1vZGUt
PmhiYWNrX3BvcmNoKTsKPiA+ICsJbWFsaWRwX2h3X3dyaXRlKGh3ZGV2LCB2YWwsIE1BTElEUDU1
MF9USU1JTkdTX0JBU0UgKyBNQUxJRFBfREVfSF9USU1JTkdTKTsKPiA+ICsKPiA+ICsJdmFsID0g
TUFMSURQNTUwX0RFX1ZfRlJPTlRQT1JDSChtb2RlLT52ZnJvbnRfcG9yY2gpIHwKPiA+ICsJCU1B
TElEUF9ERV9WX0JBQ0tQT1JDSChtb2RlLT52YmFja19wb3JjaCk7Cj4gPiArCW1hbGlkcF9od193
cml0ZShod2RldiwgdmFsLCBNQUxJRFA1NTBfVElNSU5HU19CQVNFICsgTUFMSURQX0RFX1ZfVElN
SU5HUyk7Cj4gPiArCj4gPiArCXZhbCA9IE1BTElEUF9ERV9IX1NZTkNXSURUSChtb2RlLT5oc3lu
Y19sZW4pIHwKPiA+ICsJCU1BTElEUF9ERV9WX1NZTkNXSURUSChtb2RlLT52c3luY19sZW4pOwo+
ID4gKwlpZiAobW9kZS0+ZmxhZ3MgJiBESVNQTEFZX0ZMQUdTX0hTWU5DX0hJR0gpCj4gPiArCQl2
YWwgfD0gTUFMSURQNTUwX0hTWU5DUE9MOwo+ID4gKwlpZiAobW9kZS0+ZmxhZ3MgJiBESVNQTEFZ
X0ZMQUdTX1ZTWU5DX0hJR0gpCj4gPiArCQl2YWwgfD0gTUFMSURQNTUwX1ZTWU5DUE9MOwo+ID4g
KwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIHZhbCwgTUFMSURQNTUwX1RJTUlOR1NfQkFTRSArIE1B
TElEUF9ERV9TWU5DX1dJRFRIKTsKPiA+ICsKPiA+ICsJdmFsID0gTUFMSURQX0RFX0hfQUNUSVZF
KG1vZGUtPmhhY3RpdmUpIHwgTUFMSURQX0RFX1ZfQUNUSVZFKG1vZGUtPnZhY3RpdmUpOwo+ID4g
KwltYWxpZHBfaHdfd3JpdGUoaHdkZXYsIHZhbCwgTUFMSURQNTUwX1RJTUlOR1NfQkFTRSArIE1B
TElEUF9ERV9IVl9BQ1RJVkUpOwo+ID4gKwo+ID4gKwlpZiAobW9kZS0+ZmxhZ3MgJiBESVNQTEFZ
X0ZMQUdTX0lOVEVSTEFDRUQpCj4gPiArCQltYWxpZHBfaHdfc2V0Yml0cyhod2RldiwgTUFMSURQ
X0RJU1BfRlVOQ19JTEFDRUQsIE1BTElEUF9ERV9ESVNQTEFZX0ZVTkMpOwo+ID4gKwllbHNlCj4g
PiArCQltYWxpZHBfaHdfY2xlYXJiaXRzKGh3ZGV2LCBNQUxJRFBfRElTUF9GVU5DX0lMQUNFRCwg
TUFMSURQX0RFX0RJU1BMQVlfRlVOQyk7Cj4gPiArfQo+ID4gKwo+ID4gK2ludCBtYWxpZHA1NTBf
cm90bWVtX3JlcXVpcmVkKHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldiwgdTE2IHcsIHUx
NiBoLCB1MzIgZm10KQo+ID4gK3sKPiA+ICsJdTMyIGJ5dGVzX3Blcl9jb2w7Cj4gPiArCj4gPiAr
CS8qIHJhdyBSR0I4ODggb3IgQkdSODg4IGNhbid0IGJlIHJvdGF0ZWQgKi8KPiA+ICsJaWYgKChm
bXQgPT0gRFJNX0ZPUk1BVF9SR0I4ODgpIHx8IChmbXQgPT0gRFJNX0ZPUk1BVF9CR1I4ODgpKQo+
ID4gKwkJcmV0dXJuIC1FSU5WQUw7Cj4gPiArCj4gPiArCXN3aXRjaCAoZm10KSB7Cj4gPiArCS8q
IDggbGluZXMgYXQgNCBieXRlcyBwZXIgcGl4ZWwgKi8KPiA+ICsJY2FzZSBEUk1fRk9STUFUX0FS
R0IyMTAxMDEwOgo+ID4gKwljYXNlIERSTV9GT1JNQVRfQUJHUjIxMDEwMTA6Cj4gPiArCWNhc2Ug
RFJNX0ZPUk1BVF9SR0JBMTAxMDEwMjoKPiA+ICsJY2FzZSBEUk1fRk9STUFUX0JHUkExMDEwMTAy
Ogo+ID4gKwljYXNlIERSTV9GT1JNQVRfQVJHQjg4ODg6Cj4gPiArCWNhc2UgRFJNX0ZPUk1BVF9B
QkdSODg4ODoKPiA+ICsJY2FzZSBEUk1fRk9STUFUX1JHQkE4ODg4Ogo+ID4gKwljYXNlIERSTV9G
T1JNQVRfQkdSQTg4ODg6Cj4gPiArCWNhc2UgRFJNX0ZPUk1BVF9YUkdCODg4ODoKPiA+ICsJY2Fz
ZSBEUk1fRk9STUFUX1hCR1I4ODg4Ogo+ID4gKwljYXNlIERSTV9GT1JNQVRfUkdCWDg4ODg6Cj4g
PiArCWNhc2UgRFJNX0ZPUk1BVF9CR1JYODg4ODoKPiA+ICsJY2FzZSBEUk1fRk9STUFUX1JHQjg4
ODoKPiA+ICsJY2FzZSBEUk1fRk9STUFUX0JHUjg4ODoKPiA+ICsJLyogMTYgbGluZXMgYXQgMiBi
eXRlcyBwZXIgcGl4ZWwgKi8KPiA+ICsJY2FzZSBEUk1fRk9STUFUX1JHQkE1NTUxOgo+ID4gKwlj
YXNlIERSTV9GT1JNQVRfQUJHUjE1NTU6Cj4gPiArCWNhc2UgRFJNX0ZPUk1BVF9SR0I1NjU6Cj4g
PiArCWNhc2UgRFJNX0ZPUk1BVF9CR1I1NjU6Cj4gPiArCWNhc2UgRFJNX0ZPUk1BVF9VWVZZOgo+
ID4gKwljYXNlIERSTV9GT1JNQVRfWVVZVjoKPiA+ICsJCWJ5dGVzX3Blcl9jb2wgPSAzMjsKPiA+
ICsJCWJyZWFrOwo+ID4gKwkvKiAxNiBsaW5lcyBhdCAxLjUgYnl0ZXMgcGVyIHBpeGVsICovCj4g
PiArCWNhc2UgRFJNX0ZPUk1BVF9OVjEyOgo+ID4gKwljYXNlIERSTV9GT1JNQVRfWVVWNDIwOgo+
ID4gKwkJYnl0ZXNfcGVyX2NvbCA9IDI0Owo+ID4gKwkJYnJlYWs7Cj4gPiArCWRlZmF1bHQ6Cj4g
PiArCQlyZXR1cm4gLUVJTlZBTDsKPiA+ICsJfQo+ID4gKwo+ID4gKwlyZXR1cm4gdyAqIGJ5dGVz
X3Blcl9jb2w7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgbWFsaWRwNjUwX3F1ZXJ5X2h3
KHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldikKPiA+ICt7Cj4gPiArCXUzMiBjb25mID0g
bWFsaWRwX2h3X3JlYWQoaHdkZXYsIE1BTElEUDU1MF9DT05GSUdfSUQpOwo+ID4gKwl1OCBsbl9z
aXplID0gKGNvbmYgPj4gNCkgJiAweDMsIHJzaXplOwo+ID4gKwo+ID4gKwlod2Rldi0+bWluX2xp
bmVfc2l6ZSA9IDQ7Cj4gPiArCj4gPiArCXN3aXRjaCAobG5fc2l6ZSkgewo+ID4gKwljYXNlIDA6
Cj4gPiArCWNhc2UgMjoKPiA+ICsJCS8qIHJlc2VydmVkIHZhbHVlcyAqLwo+ID4gKwkJaHdkZXYt
Pm1heF9saW5lX3NpemUgPSAwOwo+ID4gKwkJcmV0dXJuIC1FSU5WQUw7Cj4gPiArCWNhc2UgMToK
PiA+ICsJCWh3ZGV2LT5tYXhfbGluZV9zaXplID0gU1pfNEs7Cj4gPiArCQkvKiB0d28gYmFua3Mg
b2YgMTI4S0IgZm9yIHJvdGF0aW9uIG1lbW9yeSAqLwo+ID4gKwkJcnNpemUgPSAxMjg7Cj4gPiAr
CQlicmVhazsKPiA+ICsJY2FzZSAzOgo+ID4gKwkJaHdkZXYtPm1heF9saW5lX3NpemUgPSAyNTYw
Owo+ID4gKwkJLyogdHdvIGJhbmtzIG9mIDgwS0IgZm9yIHJvdGF0aW9uIG1lbW9yeSAqLwo+ID4g
KwkJcnNpemUgPSA4MDsKPiA+ICsJfQo+ID4gKwo+ID4gKwlod2Rldi0+cm90YXRpb25fbWVtb3J5
WzBdID0gaHdkZXYtPnJvdGF0aW9uX21lbW9yeVsxXSA9IHJzaXplICogU1pfMUs7Cj4gPiArCXJl
dHVybiAwOwo+ID4gK30KPiA+ICsKPiA+ICtjb25zdCBzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSBt
YWxpZHBfZGV2aWNlW01BTElEUF9NQVhfREVWSUNFU10gPSB7Cj4gPiArCVtNQUxJRFBfNTAwXSA9
IHsKPiA+ICsJCS5tYXAgPSB7Cj4gPiArCQkJLnNlX2Jhc2UgPSBNQUxJRFA1MDBfU0VfQkFTRSwK
PiA+ICsJCQkuZGNfYmFzZSA9IE1BTElEUDUwMF9EQ19CQVNFLAo+ID4gKwkJCS5kZV9pcnFfbWFw
ID0gewo+ID4gKwkJCQkuaXJxX21hc2sgPSBNQUxJRFBfREVfSVJRX1VOREVSUlVOIHwKPiA+ICsJ
CQkJCSAgICBNQUxJRFA1MDBfREVfSVJRX0FYSV9FUlIgfAo+ID4gKwkJCQkJICAgIE1BTElEUDUw
MF9ERV9JUlFfVlNZTkMgfAo+ID4gKwkJCQkJICAgIE1BTElEUDUwMF9ERV9JUlFfR0xPQkFMLAo+
ID4gKwkJCQkudnN5bmNfaXJxID0gTUFMSURQNTAwX0RFX0lSUV9WU1lOQywKPiA+ICsJCQl9LAo+
ID4gKwkJCS5zZV9pcnFfbWFwID0gewo+ID4gKwkJCQkuaXJxX21hc2sgPSBNQUxJRFA1MDBfU0Vf
SVJRX0NPTkZfTU9ERSwKPiA+ICsJCQkJLnZzeW5jX2lycSA9IDAsCj4gPiArCQkJfSwKPiA+ICsJ
CQkuZGNfaXJxX21hcCA9IHsKPiA+ICsJCQkJLmlycV9tYXNrID0gTUFMSURQNTAwX0RFX0lSUV9D
T05GX1ZBTElELAo+ID4gKwkJCQkudnN5bmNfaXJxID0gTUFMSURQNTAwX0RFX0lSUV9DT05GX1ZB
TElELAo+ID4gKwkJCX0sCj4gPiArCQkJLmxheWVycyA9IG1hbGlkcDUwMF9sYXllcnMsCj4gPiAr
CQkJLm5fbGF5ZXJzID0gQVJSQVlfU0laRShtYWxpZHA1MDBfbGF5ZXJzKSwKPiA+ICsJCQkuaW5w
dXRfZm9ybWF0cyA9IG1hbGlkcDUwMF9kZV9mb3JtYXRzLAo+ID4gKwkJCS5uX2lucHV0X2Zvcm1h
dHMgPSBBUlJBWV9TSVpFKG1hbGlkcDUwMF9kZV9mb3JtYXRzKSwKPiA+ICsJCQkub3V0X2RlcHRo
X2Jhc2UgPSBNQUxJRFA1MDBfT1VUUFVUX0RFUFRILAo+ID4gKwkJCS5mZWF0dXJlcyA9IDAsCS8q
IG5vIENMRUFSSVJRIHJlZ2lzdGVyICovCj4gPiArCQl9LAo+ID4gKwkJLnF1ZXJ5X2h3ID0gbWFs
aWRwNTAwX3F1ZXJ5X2h3LAo+ID4gKwkJLmVudGVyX2NvbmZpZ19tb2RlID0gbWFsaWRwNTAwX2Vu
dGVyX2NvbmZpZ19tb2RlLAo+ID4gKwkJLmxlYXZlX2NvbmZpZ19tb2RlID0gbWFsaWRwNTAwX2xl
YXZlX2NvbmZpZ19tb2RlLAo+ID4gKwkJLmluX2NvbmZpZ19tb2RlID0gbWFsaWRwNTAwX2luX2Nv
bmZpZ19tb2RlLAo+ID4gKwkJLnNldF9jb25maWdfdmFsaWQgPSBtYWxpZHA1MDBfc2V0X2NvbmZp
Z192YWxpZCwKPiA+ICsJCS5tb2Rlc2V0ID0gbWFsaWRwNTAwX21vZGVzZXQsCj4gPiArCQkucm90
bWVtX3JlcXVpcmVkID0gbWFsaWRwNTAwX3JvdG1lbV9yZXF1aXJlZCwKPiA+ICsJfSwKPiA+ICsJ
W01BTElEUF81NTBdID0gewo+ID4gKwkJLm1hcCA9IHsKPiA+ICsJCQkuc2VfYmFzZSA9IE1BTElE
UDU1MF9TRV9CQVNFLAo+ID4gKwkJCS5kY19iYXNlID0gTUFMSURQNTUwX0RDX0JBU0UsCj4gPiAr
CQkJLmRlX2lycV9tYXAgPSB7Cj4gPiArCQkJCS5pcnFfbWFzayA9IE1BTElEUF9ERV9JUlFfVU5E
RVJSVU4gfAo+ID4gKwkJCQkJICAgIE1BTElEUDU1MF9ERV9JUlFfVlNZTkMsCj4gPiArCQkJCS52
c3luY19pcnEgPSBNQUxJRFA1NTBfREVfSVJRX1ZTWU5DLAo+ID4gKwkJCX0sCj4gPiArCQkJLnNl
X2lycV9tYXAgPSB7Cj4gPiArCQkJCS5pcnFfbWFzayA9IE1BTElEUDU1MF9TRV9JUlFfRU9XIHwK
PiA+ICsJCQkJCSAgICBNQUxJRFA1NTBfU0VfSVJRX0FYSV9FUlIsCj4gPiArCQkJfSwKPiA+ICsJ
CQkuZGNfaXJxX21hcCA9IHsKPiA+ICsJCQkJLmlycV9tYXNrID0gTUFMSURQNTUwX0RDX0lSUV9D
T05GX1ZBTElELAo+ID4gKwkJCQkudnN5bmNfaXJxID0gTUFMSURQNTUwX0RDX0lSUV9DT05GX1ZB
TElELAo+ID4gKwkJCX0sCj4gPiArCQkJLmxheWVycyA9IG1hbGlkcDU1MF9sYXllcnMsCj4gPiAr
CQkJLm5fbGF5ZXJzID0gQVJSQVlfU0laRShtYWxpZHA1NTBfbGF5ZXJzKSwKPiA+ICsJCQkuaW5w
dXRfZm9ybWF0cyA9IG1hbGlkcDU1MF9kZV9mb3JtYXRzLAo+ID4gKwkJCS5uX2lucHV0X2Zvcm1h
dHMgPSBBUlJBWV9TSVpFKG1hbGlkcDU1MF9kZV9mb3JtYXRzKSwKPiA+ICsJCQkub3V0X2RlcHRo
X2Jhc2UgPSBNQUxJRFA1NTBfREVfT1VUUFVUX0RFUFRILAo+ID4gKwkJCS5mZWF0dXJlcyA9IE1B
TElEUF9SRUdNQVBfSEFTX0NMRUFSSVJRLAo+ID4gKwkJfSwKPiA+ICsJCS5xdWVyeV9odyA9IG1h
bGlkcDU1MF9xdWVyeV9odywKPiA+ICsJCS5lbnRlcl9jb25maWdfbW9kZSA9IG1hbGlkcDU1MF9l
bnRlcl9jb25maWdfbW9kZSwKPiA+ICsJCS5sZWF2ZV9jb25maWdfbW9kZSA9IG1hbGlkcDU1MF9s
ZWF2ZV9jb25maWdfbW9kZSwKPiA+ICsJCS5pbl9jb25maWdfbW9kZSA9IG1hbGlkcDU1MF9pbl9j
b25maWdfbW9kZSwKPiA+ICsJCS5zZXRfY29uZmlnX3ZhbGlkID0gbWFsaWRwNTUwX3NldF9jb25m
aWdfdmFsaWQsCj4gPiArCQkubW9kZXNldCA9IG1hbGlkcDU1MF9tb2Rlc2V0LAo+ID4gKwkJLnJv
dG1lbV9yZXF1aXJlZCA9IG1hbGlkcDU1MF9yb3RtZW1fcmVxdWlyZWQsCj4gPiArCX0sCj4gPiAr
CVtNQUxJRFBfNjUwXSA9IHsKPiA+ICsJCS5tYXAgPSB7Cj4gPiArCQkJLnNlX2Jhc2UgPSBNQUxJ
RFA1NTBfU0VfQkFTRSwKPiA+ICsJCQkuZGNfYmFzZSA9IE1BTElEUDU1MF9EQ19CQVNFLAo+ID4g
KwkJCS5kZV9pcnFfbWFwID0gewo+ID4gKwkJCQkuaXJxX21hc2sgPSBNQUxJRFBfREVfSVJRX1VO
REVSUlVOIHwKPiA+ICsJCQkJCSAgICBNQUxJRFA2NTBfREVfSVJRX0RSSUZUIHwKPiA+ICsJCQkJ
CSAgICBNQUxJRFA1NTBfREVfSVJRX1ZTWU5DLAo+ID4gKwkJCQkudnN5bmNfaXJxID0gTUFMSURQ
NTUwX0RFX0lSUV9WU1lOQywKPiA+ICsJCQl9LAo+ID4gKwkJCS5zZV9pcnFfbWFwID0gewo+ID4g
KwkJCQkuaXJxX21hc2sgPSBNQUxJRFA1NTBfU0VfSVJRX0VPVyB8Cj4gPiArCQkJCQkgICAgTUFM
SURQNTUwX1NFX0lSUV9BWElfRVJSLAo+ID4gKwkJCX0sCj4gPiArCQkJLmRjX2lycV9tYXAgPSB7
Cj4gPiArCQkJCS5pcnFfbWFzayA9IE1BTElEUDU1MF9EQ19JUlFfQ09ORl9WQUxJRCwKPiA+ICsJ
CQkJLnZzeW5jX2lycSA9IE1BTElEUDU1MF9EQ19JUlFfQ09ORl9WQUxJRCwKPiA+ICsJCQl9LAo+
ID4gKwkJCS5sYXllcnMgPSBtYWxpZHA1NTBfbGF5ZXJzLAo+ID4gKwkJCS5uX2xheWVycyA9IEFS
UkFZX1NJWkUobWFsaWRwNTUwX2xheWVycyksCj4gPiArCQkJLmlucHV0X2Zvcm1hdHMgPSBtYWxp
ZHA2NTBfZGVfZm9ybWF0cywKPiA+ICsJCQkubl9pbnB1dF9mb3JtYXRzID0gQVJSQVlfU0laRSht
YWxpZHA2NTBfZGVfZm9ybWF0cyksCj4gPiArCQkJLm91dF9kZXB0aF9iYXNlID0gTUFMSURQNTUw
X0RFX09VVFBVVF9ERVBUSCwKPiA+ICsJCQkuZmVhdHVyZXMgPSBNQUxJRFBfUkVHTUFQX0hBU19D
TEVBUklSUSwKPiA+ICsJCX0sCj4gPiArCQkucXVlcnlfaHcgPSBtYWxpZHA2NTBfcXVlcnlfaHcs
Cj4gPiArCQkuZW50ZXJfY29uZmlnX21vZGUgPSBtYWxpZHA1NTBfZW50ZXJfY29uZmlnX21vZGUs
Cj4gPiArCQkubGVhdmVfY29uZmlnX21vZGUgPSBtYWxpZHA1NTBfbGVhdmVfY29uZmlnX21vZGUs
Cj4gPiArCQkuaW5fY29uZmlnX21vZGUgPSBtYWxpZHA1NTBfaW5fY29uZmlnX21vZGUsCj4gPiAr
CQkuc2V0X2NvbmZpZ192YWxpZCA9IG1hbGlkcDU1MF9zZXRfY29uZmlnX3ZhbGlkLAo+ID4gKwkJ
Lm1vZGVzZXQgPSBtYWxpZHA1NTBfbW9kZXNldCwKPiA+ICsJCS5yb3RtZW1fcmVxdWlyZWQgPSBt
YWxpZHA1NTBfcm90bWVtX3JlcXVpcmVkLAo+ID4gKwl9LAo+ID4gK307Cj4gPiArCj4gPiArdTgg
bWFsaWRwX2h3X2dldF9mb3JtYXRfaWQoY29uc3Qgc3RydWN0IG1hbGlkcF9od19yZWdtYXAgKm1h
cCwKPiA+ICsJCQkgICB1OCBsYXllcl9pZCwgdTMyIGZvcm1hdCkKPiA+ICt7Cj4gPiArCXVuc2ln
bmVkIGludCBpOwo+ID4gKwo+ID4gKwlmb3IgKGkgPSAwOyBpIDwgbWFwLT5uX2lucHV0X2Zvcm1h
dHM7IGkrKykgewo+ID4gKwkJaWYgKCgobWFwLT5pbnB1dF9mb3JtYXRzW2ldLmxheWVyICYgbGF5
ZXJfaWQpID09IGxheWVyX2lkKSAmJgo+ID4gKwkJICAgIChtYXAtPmlucHV0X2Zvcm1hdHNbaV0u
Zm9ybWF0ID09IGZvcm1hdCkpCj4gPiArCQkJcmV0dXJuIG1hcC0+aW5wdXRfZm9ybWF0c1tpXS5p
ZDsKPiA+ICsJfQo+ID4gKwo+ID4gKwlyZXR1cm4gKHU4KS0xOwo+ID4gK30KPiA+ICsKPiA+ICsK
PiA+ICt1MzIgbWFsaWRwX2h3X3JlYWQoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2LCB1
MzIgcmVnKQo+ID4gK3sKPiA+ICsJdTMyIHZhbHVlID0gcmVhZGwoaHdkZXYtPnJlZ3MgKyByZWcp
Owo+ID4gKwlyZXR1cm4gdmFsdWU7Cj4gPiArfQo+ID4gKwo+ID4gK3ZvaWQgbWFsaWRwX2h3X3dy
aXRlKHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldiwgdTMyIHZhbHVlLCB1MzIgcmVnKQo+
ID4gK3sKPiA+ICsJd3JpdGVsKHZhbHVlLCBod2Rldi0+cmVncyArIHJlZyk7Cj4gPiArfQo+ID4g
Kwo+ID4gK3ZvaWQgbWFsaWRwX2h3X3NldGJpdHMoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3
ZGV2LCB1MzIgbWFzaywgdTMyIHJlZykKPiA+ICt7Cj4gPiArCXUzMiBkYXRhID0gbWFsaWRwX2h3
X3JlYWQoaHdkZXYsIHJlZyk7Cj4gPiArCj4gPiArCWRhdGEgfD0gbWFzazsKPiA+ICsJbWFsaWRw
X2h3X3dyaXRlKGh3ZGV2LCBkYXRhLCByZWcpOwo+ID4gK30KPiA+ICsKPiA+ICt2b2lkIG1hbGlk
cF9od19jbGVhcmJpdHMoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2LCB1MzIgbWFzaywg
dTMyIHJlZykKPiA+ICt7Cj4gPiArCXUzMiBkYXRhID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYsIHJl
Zyk7Cj4gPiArCj4gPiArCWRhdGEgJj0gfm1hc2s7Cj4gPiArCW1hbGlkcF9od193cml0ZShod2Rl
diwgZGF0YSwgcmVnKTsKPiA+ICt9Cj4gPiArCj4gPiArdm9pZCBtYWxpZHBfaHdfY2xlYXJfaXJx
KHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldiwgdTggYmxvY2ssIHUzMiBpcnEpCj4gPiAr
ewo+ID4gKwl1MzIgYmFzZSA9IDA7Cj4gPiArCj4gPiArCXN3aXRjaCAoYmxvY2spIHsKPiA+ICsJ
Y2FzZSBNQUxJRFBfREVfQkxPQ0s6Cj4gPiArCQliYXNlID0gMDsKPiA+ICsJCWJyZWFrOwo+ID4g
KwljYXNlIE1BTElEUF9TRV9CTE9DSzoKPiA+ICsJCWJhc2UgPSBod2Rldi0+bWFwLnNlX2Jhc2U7
Cj4gPiArCQlicmVhazsKPiA+ICsJY2FzZSBNQUxJRFBfRENfQkxPQ0s6Cj4gPiArCQliYXNlID0g
aHdkZXYtPm1hcC5kY19iYXNlOwo+ID4gKwkJYnJlYWs7Cj4gPiArCX0KPiA+ICsKPiA+ICsJaWYg
KGh3ZGV2LT5tYXAuZmVhdHVyZXMgJiBNQUxJRFBfUkVHTUFQX0hBU19DTEVBUklSUSkKPiA+ICsJ
CW1hbGlkcF9od193cml0ZShod2RldiwgaXJxLCBiYXNlICsgTUFMSURQX1JFR19DTEVBUklSUSk7
Cj4gPiArCWVsc2UKPiA+ICsJCW1hbGlkcF9od193cml0ZShod2RldiwgaXJxLCBiYXNlICsgTUFM
SURQX1JFR19TVEFUVVMpOwo+ID4gK30KPiA+ICsKPiA+ICt2b2lkIG1hbGlkcF9od19kaXNhYmxl
X2lycShzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYsIHU4IGJsb2NrLCB1MzIgaXJxKQo+
ID4gK3sKPiA+ICsJdTMyIGJhc2UgPSAwOwo+ID4gKwo+ID4gKwlzd2l0Y2ggKGJsb2NrKSB7Cj4g
PiArCWNhc2UgTUFMSURQX0RFX0JMT0NLOgo+ID4gKwkJYmFzZSA9IDA7Cj4gPiArCQlicmVhazsK
PiA+ICsJY2FzZSBNQUxJRFBfU0VfQkxPQ0s6Cj4gPiArCQliYXNlID0gaHdkZXYtPm1hcC5zZV9i
YXNlOwo+ID4gKwkJYnJlYWs7Cj4gPiArCWNhc2UgTUFMSURQX0RDX0JMT0NLOgo+ID4gKwkJYmFz
ZSA9IGh3ZGV2LT5tYXAuZGNfYmFzZTsKPiA+ICsJCWJyZWFrOwo+ID4gKwl9Cj4gPiArCj4gPiAr
CW1hbGlkcF9od19jbGVhcmJpdHMoaHdkZXYsIGlycSwgYmFzZSArIE1BTElEUF9SRUdfTUFTS0lS
USk7Cj4gPiArfQo+ID4gKwo+ID4gK3ZvaWQgbWFsaWRwX2h3X2VuYWJsZV9pcnEoc3RydWN0IG1h
bGlkcF9od19kZXZpY2UgKmh3ZGV2LCB1OCBibG9jaywgdTMyIGlycSkKPiA+ICt7Cj4gPiArCXUz
MiBiYXNlID0gMDsKPiA+ICsKPiA+ICsJc3dpdGNoIChibG9jaykgewo+ID4gKwljYXNlIE1BTElE
UF9ERV9CTE9DSzoKPiA+ICsJCWJhc2UgPSAwOwo+ID4gKwkJYnJlYWs7Cj4gPiArCWNhc2UgTUFM
SURQX1NFX0JMT0NLOgo+ID4gKwkJYmFzZSA9IGh3ZGV2LT5tYXAuc2VfYmFzZTsKPiA+ICsJCWJy
ZWFrOwo+ID4gKwljYXNlIE1BTElEUF9EQ19CTE9DSzoKPiA+ICsJCWJhc2UgPSBod2Rldi0+bWFw
LmRjX2Jhc2U7Cj4gPiArCQlicmVhazsKPiA+ICsJfQo+ID4gKwo+ID4gKwltYWxpZHBfaHdfc2V0
Yml0cyhod2RldiwgaXJxLCBiYXNlICsgTUFMSURQX1JFR19NQVNLSVJRKTsKPiA+ICt9Cj4gPiAr
Cj4gPiArc3RhdGljIGlycXJldHVybl90IG1hbGlkcF9kZV9pcnEoaW50IGlycSwgdm9pZCAqYXJn
KQo+ID4gK3sKPiA+ICsJc3RydWN0IGRybV9kZXZpY2UgKmRybSA9IGFyZzsKPiA+ICsJc3RydWN0
IG1hbGlkcF9kcm0gKm1hbGlkcCA9IGRybS0+ZGV2X3ByaXZhdGU7Cj4gPiArCXN0cnVjdCBtYWxp
ZHBfaHdfZGV2aWNlICpod2RldjsKPiA+ICsJY29uc3Qgc3RydWN0IG1hbGlkcF9pcnFfbWFwICpk
ZTsKPiA+ICsJdTMyIHN0YXR1cywgbWFzaywgZGNfc3RhdHVzOwo+ID4gKwlpcnFyZXR1cm5fdCBy
ZXQgPSBJUlFfTk9ORTsKPiA+ICsKPiA+ICsJaWYgKCFkcm0tPmRldl9wcml2YXRlKQo+ID4gKwkJ
cmV0dXJuIElSUV9IQU5ETEVEOwo+ID4gKwo+ID4gKwlod2RldiA9IG1hbGlkcC0+ZGV2Owo+ID4g
KwlkZSA9ICZod2Rldi0+bWFwLmRlX2lycV9tYXA7Cj4gPiArCj4gPiArCS8qIGZpcnN0IGhhbmRs
ZSB0aGUgY29uZmlnIHZhbGlkIElSUSAqLwo+ID4gKwlkY19zdGF0dXMgPSBtYWxpZHBfaHdfcmVh
ZChod2RldiwgaHdkZXYtPm1hcC5kY19iYXNlICsgTUFMSURQX1JFR19TVEFUVVMpOwo+ID4gKwlp
ZiAoZGNfc3RhdHVzICYgaHdkZXYtPm1hcC5kY19pcnFfbWFwLnZzeW5jX2lycSkgewo+ID4gKwkJ
Lyogd2UgaGF2ZSBhIHBhZ2UgZmxpcCBldmVudCAqLwo+ID4gKwkJYXRvbWljX3NldCgmbWFsaWRw
LT5jb25maWdfdmFsaWQsIDEpOwo+ID4gKwkJbWFsaWRwX2h3X2NsZWFyX2lycShod2RldiwgTUFM
SURQX0RDX0JMT0NLLCBkY19zdGF0dXMpOwo+ID4gKwkJcmV0ID0gSVJRX1dBS0VfVEhSRUFEOwo+
ID4gKwl9Cj4gPiArCj4gPiArCXN0YXR1cyA9IG1hbGlkcF9od19yZWFkKGh3ZGV2LCBNQUxJRFBf
UkVHX1NUQVRVUyk7Cj4gPiArCWlmICghKHN0YXR1cyAmIGRlLT5pcnFfbWFzaykpCj4gPiArCQly
ZXR1cm4gcmV0Owo+ID4gKwo+ID4gKwltYXNrID0gbWFsaWRwX2h3X3JlYWQoaHdkZXYsIE1BTElE
UF9SRUdfTUFTS0lSUSk7Cj4gPiArCXN0YXR1cyAmPSBtYXNrOwo+ID4gKwlpZiAoc3RhdHVzICYg
ZGUtPnZzeW5jX2lycSkKPiA+ICsJCWRybV9jcnRjX2hhbmRsZV92YmxhbmsoJm1hbGlkcC0+Y3J0
Yyk7Cj4gPiArCj4gPiArCW1hbGlkcF9od19jbGVhcl9pcnEoaHdkZXYsIE1BTElEUF9ERV9CTE9D
Sywgc3RhdHVzKTsKPiA+ICsKPiA+ICsJcmV0dXJuIChyZXQgPT0gSVJRX05PTkUpID8gSVJRX0hB
TkRMRUQgOiByZXQ7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyBpcnFyZXR1cm5fdCBtYWxpZHBf
ZGVfaXJxX3RocmVhZF9oYW5kbGVyKGludCBpcnEsIHZvaWQgKmFyZykKPiA+ICt7Cj4gPiArCXN0
cnVjdCBkcm1fZGV2aWNlICpkcm0gPSBhcmc7Cj4gPiArCXN0cnVjdCBtYWxpZHBfZHJtICptYWxp
ZHAgPSBkcm0tPmRldl9wcml2YXRlOwo+ID4gKwo+ID4gKwl3YWtlX3VwKCZtYWxpZHAtPndxKTsK
PiA+ICsKPiA+ICsJcmV0dXJuIElSUV9IQU5ETEVEOwo+ID4gK30KPiA+ICsKPiA+ICtpbnQgbWFs
aWRwX2RlX2lycV9pbml0KHN0cnVjdCBkcm1fZGV2aWNlICpkcm0sIGludCBpcnEpCj4gPiArewo+
ID4gKwlzdHJ1Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJpdmF0ZTsKPiA+ICsJ
c3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7Cj4gPiArCWludCBy
ZXQ7Cj4gPiArCj4gPiArCS8qIGVuc3VyZSBpbnRlcnJ1cHRzIGFyZSBkaXNhYmxlZCAqLwo+ID4g
KwltYWxpZHBfaHdfZGlzYWJsZV9pcnEoaHdkZXYsIE1BTElEUF9EQ19CTE9DSywgMHhmZmZmZmZm
Zik7Cj4gPiArCW1hbGlkcF9od19jbGVhcl9pcnEoaHdkZXYsIE1BTElEUF9EQ19CTE9DSywgMHhm
ZmZmZmZmZik7Cj4gPiArCW1hbGlkcF9od19kaXNhYmxlX2lycShod2RldiwgTUFMSURQX0RFX0JM
T0NLLCAweGZmZmZmZmZmKTsKPiA+ICsJbWFsaWRwX2h3X2NsZWFyX2lycShod2RldiwgTUFMSURQ
X0RFX0JMT0NLLCAweGZmZmZmZmZmKTsKPiA+ICsKPiA+ICsJcmV0ID0gZGV2bV9yZXF1ZXN0X3Ro
cmVhZGVkX2lycShkcm0tPmRldiwgaXJxLCBtYWxpZHBfZGVfaXJxLAo+ID4gKwkJCQkJbWFsaWRw
X2RlX2lycV90aHJlYWRfaGFuZGxlciwKPiA+ICsJCQkJCUlSUUZfU0hBUkVELCAibWFsaWRwLWRl
IiwgZHJtKTsKPiA+ICsJaWYgKHJldCA8IDApIHsKPiA+ICsJCURSTV9FUlJPUigiZmFpbGVkIHRv
IGluc3RhbGwgREUgSVJRIGhhbmRsZXJcbiIpOwo+ID4gKwkJcmV0dXJuIHJldDsKPiA+ICsJfQo+
ID4gKwo+ID4gKwkvKiBmaXJzdCBlbmFibGUgdGhlIERDIGJsb2NrIElSUXMgKi8KPiA+ICsJbWFs
aWRwX2h3X2VuYWJsZV9pcnEoaHdkZXYsIE1BTElEUF9EQ19CTE9DSywKPiA+ICsJCQkgICAgIGh3
ZGV2LT5tYXAuZGNfaXJxX21hcC5pcnFfbWFzayk7Cj4gPiArCj4gPiArCS8qIG5vdyBlbmFibGUg
dGhlIERFIGJsb2NrIElSUXMgKi8KPiA+ICsJbWFsaWRwX2h3X2VuYWJsZV9pcnEoaHdkZXYsIE1B
TElEUF9ERV9CTE9DSywKPiA+ICsJCQkgICAgIGh3ZGV2LT5tYXAuZGVfaXJxX21hcC5pcnFfbWFz
ayk7Cj4gPiArCj4gPiArCXJldHVybiAwOwo+ID4gK30KPiA+ICsKPiA+ICt2b2lkIG1hbGlkcF9k
ZV9pcnFfY2xlYW51cChzdHJ1Y3QgZHJtX2RldmljZSAqZHJtKQo+ID4gK3sKPiA+ICsJc3RydWN0
IG1hbGlkcF9kcm0gKm1hbGlkcCA9IGRybS0+ZGV2X3ByaXZhdGU7Cj4gPiArCXN0cnVjdCBtYWxp
ZHBfaHdfZGV2aWNlICpod2RldiA9IG1hbGlkcC0+ZGV2Owo+ID4gKwo+ID4gKwltYWxpZHBfaHdf
ZGlzYWJsZV9pcnEoaHdkZXYsIE1BTElEUF9ERV9CTE9DSywKPiA+ICsJCQkgICAgICBod2Rldi0+
bWFwLmRlX2lycV9tYXAuaXJxX21hc2spOwo+ID4gKwltYWxpZHBfaHdfZGlzYWJsZV9pcnEoaHdk
ZXYsIE1BTElEUF9EQ19CTE9DSywKPiA+ICsJCQkgICAgICBod2Rldi0+bWFwLmRjX2lycV9tYXAu
aXJxX21hc2spOwo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgaXJxcmV0dXJuX3QgbWFsaWRwX3Nl
X2lycShpbnQgaXJxLCB2b2lkICphcmcpCj4gPiArewo+ID4gKwlzdHJ1Y3QgZHJtX2RldmljZSAq
ZHJtID0gYXJnOwo+ID4gKwlzdHJ1Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJp
dmF0ZTsKPiA+ICsJc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7
Cj4gPiArCXUzMiBzdGF0dXMsIG1hc2s7Cj4gPiArCj4gPiArCXN0YXR1cyA9IG1hbGlkcF9od19y
ZWFkKGh3ZGV2LCBod2Rldi0+bWFwLnNlX2Jhc2UgKyBNQUxJRFBfUkVHX1NUQVRVUyk7Cj4gPiAr
CWlmICghKHN0YXR1cyAmIGh3ZGV2LT5tYXAuc2VfaXJxX21hcC5pcnFfbWFzaykpCj4gPiArCQly
ZXR1cm4gSVJRX05PTkU7Cj4gPiArCj4gPiArCW1hc2sgPSBtYWxpZHBfaHdfcmVhZChod2Rldiwg
aHdkZXYtPm1hcC5zZV9iYXNlICsgTUFMSURQX1JFR19NQVNLSVJRKTsKPiA+ICsJc3RhdHVzID0g
bWFsaWRwX2h3X3JlYWQoaHdkZXYsIGh3ZGV2LT5tYXAuc2VfYmFzZSArIE1BTElEUF9SRUdfU1RB
VFVTKTsKPiA+ICsJc3RhdHVzICY9IG1hc2s7Cj4gPiArCS8qIFRvRG86IHN0YXR1cyBkZWNvZGlu
ZyBhbmQgZmlyaW5nIHVwIG9mIFZTWU5DIGFuZCBwYWdlIGZsaXAgZXZlbnRzICovCj4gPiArCj4g
PiArCW1hbGlkcF9od19jbGVhcl9pcnEoaHdkZXYsIE1BTElEUF9TRV9CTE9DSywgc3RhdHVzKTsK
PiA+ICsJLyogcmV0dXJuIElSUV9XQUtFX1RIUkVBRDsgKi8KPiA+ICsJcmV0dXJuIElSUV9IQU5E
TEVEOwo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgaXJxcmV0dXJuX3QgbWFsaWRwX3NlX2lycV90
aHJlYWRfaGFuZGxlcihpbnQgaXJxLCB2b2lkICphcmcpCj4gPiArewo+ID4gKwlyZXR1cm4gSVJR
X0hBTkRMRUQ7Cj4gPiArfQo+ID4gKwo+ID4gK2ludCBtYWxpZHBfc2VfaXJxX2luaXQoc3RydWN0
IGRybV9kZXZpY2UgKmRybSwgaW50IGlycSkKPiA+ICt7Cj4gPiArCXN0cnVjdCBtYWxpZHBfZHJt
ICptYWxpZHAgPSBkcm0tPmRldl9wcml2YXRlOwo+ID4gKwlzdHJ1Y3QgbWFsaWRwX2h3X2Rldmlj
ZSAqaHdkZXYgPSBtYWxpZHAtPmRldjsKPiA+ICsJaW50IHJldDsKPiA+ICsKPiA+ICsJLyogZW5z
dXJlIGludGVycnVwdHMgYXJlIGRpc2FibGVkICovCj4gPiArCW1hbGlkcF9od19kaXNhYmxlX2ly
cShod2RldiwgTUFMSURQX1NFX0JMT0NLLCAweGZmZmZmZmZmKTsKPiA+ICsJbWFsaWRwX2h3X2Ns
ZWFyX2lycShod2RldiwgTUFMSURQX1NFX0JMT0NLLCAweGZmZmZmZmZmKTsKPiA+ICsKPiA+ICsJ
cmV0ID0gZGV2bV9yZXF1ZXN0X3RocmVhZGVkX2lycShkcm0tPmRldiwgaXJxLCBtYWxpZHBfc2Vf
aXJxLAo+ID4gKwkJCQkJbWFsaWRwX3NlX2lycV90aHJlYWRfaGFuZGxlciwKPiA+ICsJCQkJCUlS
UUZfU0hBUkVELCAibWFsaWRwLXNlIiwgZHJtKTsKPiA+ICsJaWYgKHJldCA8IDApIHsKPiA+ICsJ
CURSTV9FUlJPUigiZmFpbGVkIHRvIGluc3RhbGwgU0UgSVJRIGhhbmRsZXJcbiIpOwo+ID4gKwkJ
cmV0dXJuIHJldDsKPiA+ICsJfQo+ID4gKwo+ID4gKwltYWxpZHBfaHdfZW5hYmxlX2lycShod2Rl
diwgTUFMSURQX1NFX0JMT0NLLAo+ID4gKwkJCSAgICAgaHdkZXYtPm1hcC5zZV9pcnFfbWFwLmly
cV9tYXNrKTsKPiA+ICsKPiA+ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKwo+ID4gK3ZvaWQgbWFs
aWRwX3NlX2lycV9jbGVhbnVwKHN0cnVjdCBkcm1fZGV2aWNlICpkcm0pCj4gPiArewo+ID4gKwlz
dHJ1Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJpdmF0ZTsKPiA+ICsJc3RydWN0
IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2ID0gbWFsaWRwLT5kZXY7Cj4gPiArCj4gPiArCW1hbGlk
cF9od19kaXNhYmxlX2lycShod2RldiwgTUFMSURQX1NFX0JMT0NLLAo+ID4gKwkJCSAgICAgIGh3
ZGV2LT5tYXAuc2VfaXJxX21hcC5pcnFfbWFzayk7Cj4gPiArfQo+ID4gZGlmZiAtLWdpdCBhL2Ry
aXZlcnMvZ3B1L2RybS9hcm0vbWFsaWRwX2h3LmggYi9kcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlk
cF9ody5oCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+ID4gaW5kZXggMDAwMDAwMC4uZmFiMWZl
Nwo+ID4gLS0tIC9kZXYvbnVsbAo+ID4gKysrIGIvZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBf
aHcuaAo+ID4gQEAgLTAsMCArMSwxODkgQEAKPiA+ICsvKgo+ID4gKyAqCj4gPiArICogKEMpIENP
UFlSSUdIVCAyMDEzLTIwMTYgQVJNIExpbWl0ZWQuIEFsbCByaWdodHMgcmVzZXJ2ZWQuCj4gPiAr
ICoKPiA+ICsgKiBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0d2FyZSBhbmQgaXMgcHJvdmlkZWQg
dG8geW91IHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUKPiA+ICsgKiBHTlUgR2VuZXJhbCBQdWJsaWMg
TGljZW5zZSB2ZXJzaW9uIDIgYXMgcHVibGlzaGVkIGJ5IHRoZSBGcmVlIFNvZnR3YXJlCj4gPiAr
ICogRm91bmRhdGlvbiwgYW5kIGFueSB1c2UgYnkgeW91IG9mIHRoaXMgcHJvZ3JhbSBpcyBzdWJq
ZWN0IHRvIHRoZSB0ZXJtcwo+ID4gKyAqIG9mIHN1Y2ggR05VIGxpY2VuY2UuCj4gPiArICoKPiA+
ICsgKiBBUk0gTWFsaSBEUCBoYXJkd2FyZSBtYW5pcHVsYXRpb24gcm91dGluZXMuCj4gPiArICov
Cj4gPiArCj4gPiArI2lmbmRlZiBfX01BTElEUF9IV19IX18KPiA+ICsjZGVmaW5lIF9fTUFMSURQ
X0hXX0hfXwo+ID4gKwo+ID4gKyNpbmNsdWRlIDxkcm0vZHJtX2ZvdXJjYy5oPgo+ID4gKyNpbmNs
dWRlIDxsaW51eC9iaXRvcHMuaD4KPiA+ICsKPiA+ICtzdHJ1Y3QgdmlkZW9tb2RlOwo+ID4gK3N0
cnVjdCBjbGs7Cj4gPiArCj4gPiArLyogTWFsaSBEUCBJUCBibG9ja3MgKi8KPiA+ICtlbnVtIHsK
PiA+ICsJTUFMSURQX0RFX0JMT0NLID0gMCwKPiA+ICsJTUFMSURQX1NFX0JMT0NLLAo+ID4gKwlN
QUxJRFBfRENfQkxPQ0sKPiA+ICt9Owo+ID4gKwo+ID4gKy8qIE1hbGkgRFAgbGF5ZXIgSURzICov
Cj4gPiArZW51bSB7Cj4gPiArCURFX1ZJREVPMSA9IEJJVCgwKSwKPiA+ICsJREVfR1JBUEhJQ1Mx
ID0gQklUKDEpLAo+ID4gKwlERV9HUkFQSElDUzIgPSBCSVQoMiksIC8qIHVzZWQgb25seSBpbiBE
UDUwMCAqLwo+ID4gKwlERV9WSURFTzIgPSBCSVQoMyksCj4gPiArCURFX1NNQVJUID0gQklUKDQp
LAo+ID4gK307Cj4gPiArCj4gPiArc3RydWN0IG1hbGlkcF9pbnB1dF9mb3JtYXQgewo+ID4gKwl1
OCBsYXllcjsJCS8qIGJpdG1hc2sgb2YgbGF5ZXJzIHN1cHBvcnRpbmcgaXQgKi8KPiA+ICsJdTgg
aWQ7CQkJLyogdXNlZCBpbnRlcm5hbGx5ICovCj4gPiArCXUzMiBmb3JtYXQ7CQkvKiBEUk0gZm91
cmNjICovCj4gPiArfTsKPiA+ICsKPiA+ICsvKgo+ID4gKyAqIGhpZGUgdGhlIGRpZmZlcmVuY2Vz
IGJldHdlZW4gcmVnaXN0ZXIgbWFwcwo+ID4gKyAqIGJ5IHVzaW5nIGEgY29tbW9uIHN0cnVjdHVy
ZSB0byBob2xkIHRoZQo+ID4gKyAqIGJhc2UgcmVnaXN0ZXIgb2Zmc2V0cwo+ID4gKyAqLwo+ID4g
Kwo+ID4gK3N0cnVjdCBtYWxpZHBfaXJxX21hcCB7Cj4gPiArCXUzMiBpcnFfbWFzazsJCS8qIG1h
c2sgb2YgSVJRcyB0aGF0IGNhbiBiZSBlbmFibGVkIGluIHRoZSBibG9jayAqLwo+ID4gKwl1MzIg
dnN5bmNfaXJxOwkJLyogSVJRIGJpdCB1c2VkIGZvciBzaWduYWxpbmcgZHVyaW5nIFZTWU5DICov
Cj4gPiArfTsKPiA+ICsKPiA+ICtzdHJ1Y3QgbWFsaWRwX2xheWVyIHsKPiA+ICsJdTggaWQ7CQkJ
LyogbGF5ZXIgSUQgKi8KPiA+ICsJdTE2IGJhc2U7CQkvKiBhZGRyZXNzIG9mZnNldCBmb3IgdGhl
IHJlZ2lzdGVyIGJhbmsgKi8KPiA+ICsJdTE2IHB0cjsJCS8qIGFkZHJlc3Mgb2Zmc2V0IGZvciB0
aGUgcG9pbnRlciByZWdpc3RlciAqLwo+ID4gK307Cj4gPiArCj4gPiArLyogcmVnbWFwIGZlYXR1
cmVzICovCj4gPiArI2RlZmluZSBNQUxJRFBfUkVHTUFQX0hBU19DTEVBUklSUQkoMSA8PCAwKQo+
ID4gKwo+ID4gK3N0cnVjdCBtYWxpZHBfaHdfcmVnbWFwIHsKPiA+ICsJLyogYWRkcmVzcyBvZmZz
ZXQgb2YgdGhlIERFIHJlZ2lzdGVyIGJhbmsgKi8KPiA+ICsJLyogaXMgYWx3YXlzIDB4MDAwMCAq
Lwo+ID4gKwkvKiBhZGRyZXNzIG9mZnNldCBvZiB0aGUgU0UgcmVnaXN0ZXJzIGJhbmsgKi8KPiA+
ICsJY29uc3QgdTE2IHNlX2Jhc2U7Cj4gPiArCS8qIGFkZHJlc3Mgb2Zmc2V0IG9mIHRoZSBEQyBy
ZWdpc3RlcnMgYmFuayAqLwo+ID4gKwljb25zdCB1MTYgZGNfYmFzZTsKPiA+ICsKPiA+ICsJY29u
c3Qgc3RydWN0IG1hbGlkcF9pcnFfbWFwIGRlX2lycV9tYXA7Cj4gPiArCWNvbnN0IHN0cnVjdCBt
YWxpZHBfaXJxX21hcCBzZV9pcnFfbWFwOwo+ID4gKwljb25zdCBzdHJ1Y3QgbWFsaWRwX2lycV9t
YXAgZGNfaXJxX21hcDsKPiA+ICsKPiA+ICsJLyogbGlzdCBvZiBzdXBwb3J0ZWQgbGF5ZXJzICov
Cj4gPiArCWNvbnN0IHN0cnVjdCBtYWxpZHBfbGF5ZXIgKmxheWVyczsKPiA+ICsJY29uc3QgdTgg
bl9sYXllcnM7Cj4gPiArCj4gPiArCS8qIGxpc3Qgb2Ygc3VwcG9ydGVkIGlucHV0IGZvcm1hdHMg
Zm9yIGVhY2ggbGF5ZXIgKi8KPiA+ICsJY29uc3Qgc3RydWN0IG1hbGlkcF9pbnB1dF9mb3JtYXQg
KmlucHV0X2Zvcm1hdHM7Cj4gPiArCWNvbnN0IHU4IG5faW5wdXRfZm9ybWF0czsKPiA+ICsKPiA+
ICsJLyogYWRkcmVzcyBvZmZzZXQgZm9yIHRoZSBvdXRwdXQgZGVwdGggcmVnaXN0ZXIgKi8KPiA+
ICsJY29uc3QgdTE2IG91dF9kZXB0aF9iYXNlOwo+ID4gKwo+ID4gKwkvKiBiaXRtYXAgd2l0aCBy
ZWdpc3RlciBtYXAgZmVhdHVyZXMgKi8KPiA+ICsJY29uc3QgdTggZmVhdHVyZXM7Cj4gPiArfTsK
PiA+ICsKPiA+ICtzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSB7Cj4gPiArCWNvbnN0IHN0cnVjdCBt
YWxpZHBfaHdfcmVnbWFwIG1hcDsKPiA+ICsJdm9pZCBfX2lvbWVtICpyZWdzOwo+ID4gKwo+ID4g
KwkvKiBBUEIgY2xvY2sgKi8KPiA+ICsJc3RydWN0IGNsayAqcGNsazsKPiA+ICsJLyogQVhJIGNs
b2NrICovCj4gPiArCXN0cnVjdCBjbGsgKmFjbGs7Cj4gPiArCS8qIG1haW4gY2xvY2sgZm9yIGRp
c3BsYXkgY29yZSAqLwo+ID4gKwlzdHJ1Y3QgY2xrICptY2xrOwo+ID4gKwkvKiBwaXhlbCBjbG9j
ayBmb3IgZGlzcGxheSBjb3JlICovCj4gPiArCXN0cnVjdCBjbGsgKnB4bGNsazsKPiA+ICsKPiA+
ICsJLyoKPiA+ICsJICogVmFsaWRhdGUgdGhlIGRyaXZlciBpbnN0YW5jZSBhZ2FpbnN0IHRoZSBo
YXJkd2FyZSBiaXRzCj4gPiArCSAqLwo+ID4gKwlpbnQgKCpxdWVyeV9odykoc3RydWN0IG1hbGlk
cF9od19kZXZpY2UgKmh3ZGV2KTsKPiA+ICsKPiA+ICsJLyoKPiA+ICsJICogU2V0IHRoZSBoYXJk
d2FyZSBpbnRvIGNvbmZpZyBtb2RlLCByZWFkeSB0byBhY2NlcHQgbW9kZSBjaGFuZ2VzCj4gPiAr
CSAqLwo+ID4gKwl2b2lkICgqZW50ZXJfY29uZmlnX21vZGUpKHN0cnVjdCBtYWxpZHBfaHdfZGV2
aWNlICpod2Rldik7Cj4gPiArCj4gPiArCS8qCj4gPiArCSAqIFRlbGwgaGFyZHdhcmUgdG8gZXhp
dCBjb25maWd1cmF0aW9uIG1vZGUKPiA+ICsJICovCj4gPiArCXZvaWQgKCpsZWF2ZV9jb25maWdf
bW9kZSkoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2KTsKPiA+ICsKPiA+ICsJLyoKPiA+
ICsJICogUXVlcnkgaWYgaGFyZHdhcmUgaXMgaW4gY29uZmlndXJhdGlvbiBtb2RlCj4gPiArCSAq
Lwo+ID4gKwlib29sICgqaW5fY29uZmlnX21vZGUpKHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpo
d2Rldik7Cj4gPiArCj4gPiArCS8qCj4gPiArCSAqIFNldCBjb25maWd1cmF0aW9uIHZhbGlkIGZs
YWcgZm9yIGhhcmR3YXJlIHBhcmFtZXRlcnMgdGhhdCBjYW4KPiA+ICsJICogYmUgY2hhbmdlZCBv
dXRzaWRlIHRoZSBjb25maWd1cmF0aW9uIG1vZGUuIEhhcmR3YXJlIHdpbGwgdXNlCj4gPiArCSAq
IHRoZSBuZXcgc2V0dGluZ3Mgd2hlbiBjb25maWcgdmFsaWQgaXMgc2V0IGFmdGVyIHRoZSBlbmQg
b2YgdGhlCj4gPiArCSAqIGN1cnJlbnQgYnVmZmVyIHNjYW5vdXQKPiA+ICsJICovCj4gPiArCXZv
aWQgKCpzZXRfY29uZmlnX3ZhbGlkKShzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYpOwo+
ID4gKwo+ID4gKwkvKgo+ID4gKwkgKiBTZXQgYSBuZXcgbW9kZSBpbiBoYXJkd2FyZS4gUmVxdWly
ZXMgdGhlIGhhcmR3YXJlIHRvIGJlIGluCj4gPiArCSAqIGNvbmZpZ3VyYXRpb24gbW9kZSBiZWZv
cmUgdGhpcyBmdW5jdGlvbiBpcyBjYWxsZWQuCj4gPiArCSAqLwo+ID4gKwl2b2lkICgqbW9kZXNl
dCkoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2LCBzdHJ1Y3QgdmlkZW9tb2RlICptKTsK
PiA+ICsKPiA+ICsJLyoKPiA+ICsJICogQ2FsY3VsYXRlIHRoZSByZXF1aXJlZCByb3RhdGlvbiBt
ZW1vcnkgZ2l2ZW4gdGhlIGFjdGl2ZSBhcmVhCj4gPiArCSAqIGFuZCB0aGUgYnVmZmVyIGZvcm1h
dC4KPiA+ICsJICovCj4gPiArCWludCAoKnJvdG1lbV9yZXF1aXJlZCkoc3RydWN0IG1hbGlkcF9o
d19kZXZpY2UgKmh3ZGV2LCB1MTYgdywgdTE2IGgsIHUzMiBmbXQpOwo+ID4gKwo+ID4gKwl1OCBm
ZWF0dXJlczsKPiA+ICsKPiA+ICsJdTggbWluX2xpbmVfc2l6ZTsKPiA+ICsJdTE2IG1heF9saW5l
X3NpemU7Cj4gPiArCj4gPiArCS8qIHNpemUgb2YgbWVtb3J5IHVzZWQgZm9yIHJvdGF0aW5nIGxh
eWVycywgdXAgdG8gdHdvIGJhbmtzIGF2YWlsYWJsZSAqLwo+ID4gKwl1MzIgcm90YXRpb25fbWVt
b3J5WzJdOwo+ID4gK307Cj4gPiArCj4gPiArLyogU3VwcG9ydGVkIHZhcmlhbnRzIG9mIHRoZSBo
YXJkd2FyZSAqLwo+ID4gK2VudW0gewo+ID4gKwlNQUxJRFBfNTAwID0gMCwKPiA+ICsJTUFMSURQ
XzU1MCwKPiA+ICsJTUFMSURQXzY1MCwKPiA+ICsJLyoga2VlcCB0aGUgbmV4dCBlbnRyeSBsYXN0
ICovCj4gPiArCU1BTElEUF9NQVhfREVWSUNFUwo+ID4gK307Cj4gPiArCj4gPiArZXh0ZXJuIGNv
bnN0IHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlIG1hbGlkcF9kZXZpY2VbTUFMSURQX01BWF9ERVZJ
Q0VTXTsKPiA+ICsKPiA+ICt1MzIgbWFsaWRwX2h3X3JlYWQoc3RydWN0IG1hbGlkcF9od19kZXZp
Y2UgKmh3ZGV2LCB1MzIgcmVnKTsKPiA+ICt2b2lkIG1hbGlkcF9od193cml0ZShzdHJ1Y3QgbWFs
aWRwX2h3X2RldmljZSAqaHdkZXYsIHUzMiB2YWx1ZSwgdTMyIHJlZyk7Cj4gPiArdm9pZCBtYWxp
ZHBfaHdfc2V0Yml0cyhzdHJ1Y3QgbWFsaWRwX2h3X2RldmljZSAqaHdkZXYsIHUzMiBtYXNrLCB1
MzIgcmVnKTsKPiA+ICt2b2lkIG1hbGlkcF9od19jbGVhcmJpdHMoc3RydWN0IG1hbGlkcF9od19k
ZXZpY2UgKmh3ZGV2LCB1MzIgbWFzaywgdTMyIHJlZyk7Cj4gPiArdm9pZCBtYWxpZHBfaHdfY2xl
YXJfaXJxKHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNlICpod2RldiwgdTggYmxvY2ssIHUzMiBpcnEp
Owo+ID4gK3ZvaWQgbWFsaWRwX2h3X2Rpc2FibGVfaXJxKHN0cnVjdCBtYWxpZHBfaHdfZGV2aWNl
ICpod2RldiwgdTggYmxvY2ssIHUzMiBpcnEpOwo+ID4gK3ZvaWQgbWFsaWRwX2h3X2VuYWJsZV9p
cnEoc3RydWN0IG1hbGlkcF9od19kZXZpY2UgKmh3ZGV2LCB1OCBibG9jaywgdTMyIGlycSk7Cj4g
PiArCj4gPiAraW50IG1hbGlkcF9kZV9pcnFfaW5pdChzdHJ1Y3QgZHJtX2RldmljZSAqZHJtLCBp
bnQgaXJxKTsKPiA+ICtpbnQgbWFsaWRwX3NlX2lycV9pbml0KHN0cnVjdCBkcm1fZGV2aWNlICpk
cm0sIGludCBpcnEpOwo+ID4gK3ZvaWQgbWFsaWRwX2RlX2lycV9jbGVhbnVwKHN0cnVjdCBkcm1f
ZGV2aWNlICpkcm0pOwo+ID4gK3ZvaWQgbWFsaWRwX3NlX2lycV9jbGVhbnVwKHN0cnVjdCBkcm1f
ZGV2aWNlICpkcm0pOwo+ID4gKwo+ID4gK3U4IG1hbGlkcF9od19nZXRfZm9ybWF0X2lkKGNvbnN0
IHN0cnVjdCBtYWxpZHBfaHdfcmVnbWFwICptYXAsCj4gPiArCQkJICAgdTggbGF5ZXJfaWQsIHUz
MiBmb3JtYXQpOwo+ID4gKwo+ID4gKy8qCj4gPiArICogYmFja2dyb3VuZCBjb2xvciBjb21wb25l
bnRzIGFyZSBkZWZpbmVkIGFzIDEyYml0cyB2YWx1ZXMsCj4gPiArICogdGhleSB3aWxsIGJlIHNo
aWZ0ZWQgcmlnaHQgd2hlbiBzdG9yZWQgb24gaGFyZHdhcmUgdGhhdAo+ID4gKyAqIHN1cHBvcnRz
IG9ubHkgOGJpdHMgcGVyIGNoYW5uZWwKPiA+ICsgKi8KPiA+ICsjZGVmaW5lIE1BTElEUF9CR05E
X0NPTE9SX1IJCTB4MDAwCj4gPiArI2RlZmluZSBNQUxJRFBfQkdORF9DT0xPUl9HCQkweDAwMAo+
ID4gKyNkZWZpbmUgTUFMSURQX0JHTkRfQ09MT1JfQgkJMHgwMDAKPiA+ICsKPiA+ICsjZW5kaWYg
IC8qIF9fTUFMSURQX0hXX0hfXyAqLwo+ID4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9h
cm0vbWFsaWRwX3BsYW5lcy5jIGIvZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfcGxhbmVzLmMK
PiA+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gPiBpbmRleCAwMDAwMDAwLi42NjVhYTBlCj4gPiAt
LS0gL2Rldi9udWxsCj4gPiArKysgYi9kcml2ZXJzL2dwdS9kcm0vYXJtL21hbGlkcF9wbGFuZXMu
Ywo+ID4gQEAgLTAsMCArMSwzMzcgQEAKPiA+ICsvKgo+ID4gKyAqIChDKSBDT1BZUklHSFQgMjAx
NiBBUk0gTGltaXRlZC4gQWxsIHJpZ2h0cyByZXNlcnZlZC4KPiA+ICsgKiBBdXRob3I6IExpdml1
IER1ZGF1IDxMaXZpdS5EdWRhdUBhcm0uY29tPgo+ID4gKyAqCj4gPiArICogVGhpcyBwcm9ncmFt
IGlzIGZyZWUgc29mdHdhcmUgYW5kIGlzIHByb3ZpZGVkIHRvIHlvdSB1bmRlciB0aGUgdGVybXMg
b2YgdGhlCj4gPiArICogR05VIEdlbmVyYWwgUHVibGljIExpY2Vuc2UgdmVyc2lvbiAyIGFzIHB1
Ymxpc2hlZCBieSB0aGUgRnJlZSBTb2Z0d2FyZQo+ID4gKyAqIEZvdW5kYXRpb24sIGFuZCBhbnkg
dXNlIGJ5IHlvdSBvZiB0aGlzIHByb2dyYW0gaXMgc3ViamVjdCB0byB0aGUgdGVybXMKPiA+ICsg
KiBvZiBzdWNoIEdOVSBsaWNlbmNlLgo+ID4gKyAqCj4gPiArICogQVJNIE1hbGkgRFAgcGxhbmUg
bWFuaXB1bGF0aW9uIHJvdXRpbmVzLgo+ID4gKyAqLwo+ID4gKwo+ID4gKyNpbmNsdWRlIDxkcm0v
ZHJtUC5oPgo+ID4gKyNpbmNsdWRlIDxkcm0vZHJtX2F0b21pY19oZWxwZXIuaD4KPiA+ICsjaW5j
bHVkZSA8ZHJtL2RybV9mYl9jbWFfaGVscGVyLmg+Cj4gPiArI2luY2x1ZGUgPGRybS9kcm1fZ2Vt
X2NtYV9oZWxwZXIuaD4KPiA+ICsjaW5jbHVkZSA8ZHJtL2RybV9wbGFuZV9oZWxwZXIuaD4KPiA+
ICsKPiA+ICsjaW5jbHVkZSAibWFsaWRwX2h3LmgiCj4gPiArI2luY2x1ZGUgIm1hbGlkcF9kcnYu
aCIKPiA+ICsKPiA+ICsvKiBMYXllciBzcGVjaWZpYyByZWdpc3RlciBvZmZzZXRzICovCj4gPiAr
I2RlZmluZSBNQUxJRFBfTEFZRVJfRk9STUFUCQkweDAwMAo+ID4gKyNkZWZpbmUgTUFMSURQX0xB
WUVSX0NPTlRST0wJCTB4MDA0Cj4gPiArI2RlZmluZSAgIExBWUVSX0VOQUJMRQkJCSgxIDw8IDAp
Cj4gPiArI2RlZmluZSAgIExBWUVSX1JPVF9PRkZTRVQJCTgKPiA+ICsjZGVmaW5lICAgTEFZRVJf
SF9GTElQCQkJKDEgPDwgMTApCj4gPiArI2RlZmluZSAgIExBWUVSX1ZfRkxJUAkJCSgxIDw8IDEx
KQo+ID4gKyNkZWZpbmUgICBMQVlFUl9ST1RfTUFTSwkJKDB4ZiA8PCA4KQo+ID4gKyNkZWZpbmUg
TUFMSURQX0xBWUVSX1NJWkUJCTB4MDBjCj4gPiArI2RlZmluZSAgIExBWUVSX0hfVkFMKHgpCQko
KCh4KSAmIDB4MWZmZikgPDwgMCkKPiA+ICsjZGVmaW5lICAgTEFZRVJfVl9WQUwoeCkJCSgoKHgp
ICYgMHgxZmZmKSA8PCAxNikKPiA+ICsjZGVmaW5lIE1BTElEUF9MQVlFUl9DT01QX1NJWkUJCTB4
MDEwCj4gPiArI2RlZmluZSBNQUxJRFBfTEFZRVJfT0ZGU0VUCQkweDAxNAo+ID4gKyNkZWZpbmUg
TUFMSURQX0xBWUVSX1NUUklERQkJMHgwMTgKPiA+ICsKPiA+ICtzdGF0aWMgdm9pZCBtYWxpZHBf
ZGVfcGxhbmVfZGVzdHJveShzdHJ1Y3QgZHJtX3BsYW5lICpwbGFuZSkKPiA+ICt7Cj4gPiArCXN0
cnVjdCBtYWxpZHBfcGxhbmUgKm1wID0gdG9fbWFsaWRwX3BsYW5lKHBsYW5lKTsKPiA+ICsKPiA+
ICsJaWYgKG1wLT5iYXNlLmZiKQo+ID4gKwkJZHJtX2ZyYW1lYnVmZmVyX3VucmVmZXJlbmNlKG1w
LT5iYXNlLmZiKTsKPiA+ICsKPiA+ICsJZHJtX3BsYW5lX2hlbHBlcl9kaXNhYmxlKHBsYW5lKTsK
PiA+ICsJZHJtX3BsYW5lX2NsZWFudXAocGxhbmUpOwo+ID4gKwlkZXZtX2tmcmVlKHBsYW5lLT5k
ZXYtPmRldiwgbXApOwo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgaW50IG1hbGlkcF9kZV9hdG9t
aWNfdXBkYXRlX3BsYW5lKHN0cnVjdCBkcm1fcGxhbmUgKnBsYW5lLAo+ID4gKwkJCQkJIHN0cnVj
dCBkcm1fY3J0YyAqY3J0YywKPiA+ICsJCQkJCSBzdHJ1Y3QgZHJtX2ZyYW1lYnVmZmVyICpmYiwK
PiA+ICsJCQkJCSBpbnQgY3J0Y194LCBpbnQgY3J0Y195LAo+ID4gKwkJCQkJIHVuc2lnbmVkIGlu
dCBjcnRjX3csCj4gPiArCQkJCQkgdW5zaWduZWQgaW50IGNydGNfaCwKPiA+ICsJCQkJCSB1aW50
MzJfdCBzcmNfeCwgdWludDMyX3Qgc3JjX3ksCj4gPiArCQkJCQkgdWludDMyX3Qgc3JjX3csIHVp
bnQzMl90IHNyY19oKQo+ID4gK3sKPiA+ICsJcmV0dXJuIGRybV9hdG9taWNfaGVscGVyX3VwZGF0
ZV9wbGFuZShwbGFuZSwgY3J0YywgZmIsIGNydGNfeCwgY3J0Y195LAo+ID4gKwkJCQkJICAgICAg
Y3J0Y193LCBjcnRjX2gsIHNyY194LCBzcmNfeSwKPiA+ICsJCQkJCSAgICAgIHNyY193LCBzcmNf
aCk7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgbWFsaWRwX2RlX3BsYW5lX2F0b21pY19z
ZXRfcHJvcGVydHkoc3RydWN0IGRybV9wbGFuZSAqcGxhbmUsCj4gPiArCQkJCQkgICAgICAgc3Ry
dWN0IGRybV9wbGFuZV9zdGF0ZSAqc3RhdGUsCj4gPiArCQkJCQkgICAgICAgc3RydWN0IGRybV9w
cm9wZXJ0eSAqcHJvcGVydHksCj4gPiArCQkJCQkgICAgICAgdWludDY0X3QgdmFsKQo+ID4gK3sK
PiA+ICsJcmV0dXJuIGRybV9hdG9taWNfaGVscGVyX3BsYW5lX3NldF9wcm9wZXJ0eShwbGFuZSwg
cHJvcGVydHksIHZhbCk7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgZHJt
X3BsYW5lX2Z1bmNzIG1hbGlkcF9kZV9wbGFuZV9mdW5jcyA9IHsKPiA+ICsJLnVwZGF0ZV9wbGFu
ZSA9IG1hbGlkcF9kZV9hdG9taWNfdXBkYXRlX3BsYW5lLAo+ID4gKwkuZGlzYWJsZV9wbGFuZSA9
IGRybV9hdG9taWNfaGVscGVyX2Rpc2FibGVfcGxhbmUsCj4gPiArCS5kZXN0cm95ID0gbWFsaWRw
X2RlX3BsYW5lX2Rlc3Ryb3ksCj4gPiArCS5yZXNldCA9IGRybV9hdG9taWNfaGVscGVyX3BsYW5l
X3Jlc2V0LAo+ID4gKwkuc2V0X3Byb3BlcnR5ID0gZHJtX2F0b21pY19oZWxwZXJfcGxhbmVfc2V0
X3Byb3BlcnR5LAo+ID4gKwkuYXRvbWljX3NldF9wcm9wZXJ0eSA9IG1hbGlkcF9kZV9wbGFuZV9h
dG9taWNfc2V0X3Byb3BlcnR5LAo+ID4gKwkuYXRvbWljX2R1cGxpY2F0ZV9zdGF0ZSA9IGRybV9h
dG9taWNfaGVscGVyX3BsYW5lX2R1cGxpY2F0ZV9zdGF0ZSwKPiA+ICsJLmF0b21pY19kZXN0cm95
X3N0YXRlID0gZHJtX2F0b21pY19oZWxwZXJfcGxhbmVfZGVzdHJveV9zdGF0ZSwKPiA+ICt9Owo+
ID4gKwo+ID4gK3N0YXRpYyBpbnQgbWFsaWRwX2RlX3BsYW5lX2NoZWNrKHN0cnVjdCBkcm1fcGxh
bmUgKnBsYW5lLAo+ID4gKwkJCQkgc3RydWN0IGRybV9wbGFuZV9zdGF0ZSAqc3RhdGUpCj4gPiAr
ewo+ID4gKwlzdHJ1Y3QgbWFsaWRwX3BsYW5lICptcCA9IHRvX21hbGlkcF9wbGFuZShwbGFuZSk7
Cj4gPiArCXUzMiBzcmNfdywgc3JjX2g7Cj4gPiArCj4gPiArCWlmICghc3RhdGUtPmNydGMgfHwg
IXN0YXRlLT5mYikKPiA+ICsJCXJldHVybiAwOwo+ID4gKwo+ID4gKwlzcmNfdyA9IHN0YXRlLT5z
cmNfdyA+PiAxNjsKPiA+ICsJc3JjX2ggPSBzdGF0ZS0+c3JjX2ggPj4gMTY7Cj4gPiArCj4gPiAr
CWlmICgoc3RhdGUtPmNydGNfdyA+IG1wLT5od2Rldi0+bWF4X2xpbmVfc2l6ZSkgfHwKPiA+ICsJ
ICAgIChzdGF0ZS0+Y3J0Y19oID4gbXAtPmh3ZGV2LT5tYXhfbGluZV9zaXplKSB8fAo+ID4gKwkg
ICAgKHN0YXRlLT5jcnRjX3cgPCBtcC0+aHdkZXYtPm1pbl9saW5lX3NpemUpIHx8Cj4gPiArCSAg
ICAoc3RhdGUtPmNydGNfaCA8IG1wLT5od2Rldi0+bWluX2xpbmVfc2l6ZSkgfHwKPiA+ICsJICAg
IChzdGF0ZS0+Y3J0Y193ICE9IHNyY193KSB8fCAoc3RhdGUtPmNydGNfaCAhPSBzcmNfaCkpCj4g
PiArCQlyZXR1cm4gLUVJTlZBTDsKPiA+ICsKPiA+ICsJLyogcGFja2VkIFJHQjg4OCAvIEJHUjg4
OCBjYW4ndCBiZSByb3RhdGVkIG9yIGZsaXBwZWQgKi8KPiA+ICsJaWYgKHN0YXRlLT5yb3RhdGlv
biAhPSBCSVQoRFJNX1JPVEFURV8wKSAmJgo+ID4gKwkgICAgKHN0YXRlLT5mYi0+cGl4ZWxfZm9y
bWF0ID09IERSTV9GT1JNQVRfUkdCODg4IHx8Cj4gPiArCSAgICAgc3RhdGUtPmZiLT5waXhlbF9m
b3JtYXQgPT0gRFJNX0ZPUk1BVF9CR1I4ODgpKQo+ID4gKwkJcmV0dXJuIC1FSU5WQUw7Cj4gPiAr
Cj4gPiArCW1wLT5yb3RtZW1fc2l6ZSA9IDA7Cj4gPiArCWlmIChzdGF0ZS0+cm90YXRpb24gJiBN
QUxJRFBfUk9UQVRFRF9NQVNLKSB7Cj4gPiArCQlpbnQgdmFsOwo+ID4gKwo+ID4gKwkJdmFsID0g
bXAtPmh3ZGV2LT5yb3RtZW1fcmVxdWlyZWQobXAtPmh3ZGV2LCBzdGF0ZS0+Y3J0Y19oLAo+ID4g
KwkJCQkJCSBzdGF0ZS0+Y3J0Y193LAo+ID4gKwkJCQkJCSBzdGF0ZS0+ZmItPnBpeGVsX2Zvcm1h
dCk7Cj4gPiArCQlpZiAodmFsIDwgMCkKPiA+ICsJCQlyZXR1cm4gdmFsOwo+ID4gKwo+ID4gKwkJ
bXAtPnJvdG1lbV9zaXplID0gdmFsOwo+ID4gKwl9Cj4gPiArCj4gPiArCXJldHVybiAwOwo+ID4g
K30KPiA+ICsKPiA+ICtzdGF0aWMgdm9pZCBtYWxpZHBfZGVfcGxhbmVfdXBkYXRlKHN0cnVjdCBk
cm1fcGxhbmUgKnBsYW5lLAo+ID4gKwkJCQkgICBzdHJ1Y3QgZHJtX3BsYW5lX3N0YXRlICpvbGRf
c3RhdGUpCj4gPiArewo+ID4gKwlzdHJ1Y3QgZHJtX2dlbV9jbWFfb2JqZWN0ICpvYmo7Cj4gPiAr
CXN0cnVjdCBtYWxpZHBfcGxhbmUgKm1wOwo+ID4gKwljb25zdCBzdHJ1Y3QgbWFsaWRwX2h3X3Jl
Z21hcCAqbWFwOwo+ID4gKwl1OCBmb3JtYXRfaWQ7Cj4gPiArCXUxNiBwdHI7Cj4gPiArCXUzMiBm
b3JtYXQsIHNyY193LCBzcmNfaCwgZGVzdF93LCBkZXN0X2gsIHZhbCA9IDA7Cj4gPiArCWludCBu
dW1fcGxhbmVzLCBpOwo+ID4gKwo+ID4gKwltcCA9IHRvX21hbGlkcF9wbGFuZShwbGFuZSk7Cj4g
PiArCj4gPiArI2lmZGVmIE1BTElEUF9FTkFCTEVfQkdORF9DT0xPUl9BU19QUklNQVJZX1BMQU5F
Cj4gPiArCS8qIHNraXAgdGhlIHByaW1hcnkgcGxhbmUsIGl0IGlzIHVzaW5nIHRoZSBiYWNrZ3Jv
dW5kIGNvbG9yICovCj4gPiArCWlmICghbXAtPmxheWVyIHx8ICFtcC0+bGF5ZXItPmlkKQo+ID4g
KwkJcmV0dXJuOwo+ID4gKyNlbmRpZgo+ID4gKwo+ID4gKwltYXAgPSAmbXAtPmh3ZGV2LT5tYXA7
Cj4gPiArCWZvcm1hdCA9IHBsYW5lLT5zdGF0ZS0+ZmItPnBpeGVsX2Zvcm1hdDsKPiA+ICsJZm9y
bWF0X2lkID0gbWFsaWRwX2h3X2dldF9mb3JtYXRfaWQobWFwLCBtcC0+bGF5ZXItPmlkLCBmb3Jt
YXQpOwo+ID4gKwlpZiAoZm9ybWF0X2lkID09ICh1OCktMSkKPiA+ICsJCXJldHVybjsKPiA+ICsK
PiA+ICsJbnVtX3BsYW5lcyA9IGRybV9mb3JtYXRfbnVtX3BsYW5lcyhmb3JtYXQpOwo+ID4gKwo+
ID4gKwkvKiBjb252ZXJ0IHNyYyB2YWx1ZXMgZnJvbSBRMTYgZml4ZWQgcG9pbnQgdG8gaW50ZWdl
ciAqLwo+ID4gKwlzcmNfdyA9IHBsYW5lLT5zdGF0ZS0+c3JjX3cgPj4gMTY7Cj4gPiArCXNyY19o
ID0gcGxhbmUtPnN0YXRlLT5zcmNfaCA+PiAxNjsKPiA+ICsJaWYgKHBsYW5lLT5zdGF0ZS0+cm90
YXRpb24gJiBNQUxJRFBfUk9UQVRFRF9NQVNLKSB7Cj4gPiArCQlkZXN0X3cgPSBwbGFuZS0+c3Rh
dGUtPmNydGNfaDsKPiA+ICsJCWRlc3RfaCA9IHBsYW5lLT5zdGF0ZS0+Y3J0Y193Owo+ID4gKwl9
IGVsc2Ugewo+ID4gKwkJZGVzdF93ID0gcGxhbmUtPnN0YXRlLT5jcnRjX3c7Cj4gPiArCQlkZXN0
X2ggPSBwbGFuZS0+c3RhdGUtPmNydGNfaDsKPiA+ICsJfQo+ID4gKwo+ID4gKwltYWxpZHBfaHdf
d3JpdGUobXAtPmh3ZGV2LCBmb3JtYXRfaWQsIG1wLT5sYXllci0+YmFzZSk7Cj4gPiArCj4gPiAr
CWZvciAoaSA9IDA7IGkgPCBudW1fcGxhbmVzOyBpKyspIHsKPiA+ICsJCS8qIGNhbGN1bGF0ZSB0
aGUgb2Zmc2V0IGZvciB0aGUgbGF5ZXIncyBwbGFuZSByZWdpc3RlcnMgKi8KPiA+ICsJCXB0ciA9
IG1wLT5sYXllci0+cHRyICsgKGkgPDwgNCk7Cj4gPiArCj4gPiArCQlvYmogPSBkcm1fZmJfY21h
X2dldF9nZW1fb2JqKHBsYW5lLT5zdGF0ZS0+ZmIsIGkpOwo+ID4gKwkJbWFsaWRwX2h3X3dyaXRl
KG1wLT5od2RldiwgbG93ZXJfMzJfYml0cyhvYmotPnBhZGRyKSwgcHRyKTsKPiA+ICsJCW1hbGlk
cF9od193cml0ZShtcC0+aHdkZXYsIHVwcGVyXzMyX2JpdHMob2JqLT5wYWRkciksIHB0ciArIDQp
Owo+ID4gKwkJbWFsaWRwX2h3X3dyaXRlKG1wLT5od2RldiwgcGxhbmUtPnN0YXRlLT5mYi0+cGl0
Y2hlc1tpXSwKPiA+ICsJCQkJbXAtPmxheWVyLT5iYXNlICsgTUFMSURQX0xBWUVSX1NUUklERSk7
Cj4gPiArCX0KPiA+ICsKPiA+ICsJbWFsaWRwX2h3X3dyaXRlKG1wLT5od2RldiwgTEFZRVJfSF9W
QUwoc3JjX3cpIHwgTEFZRVJfVl9WQUwoc3JjX2gpLAo+ID4gKwkJCW1wLT5sYXllci0+YmFzZSAr
IE1BTElEUF9MQVlFUl9TSVpFKTsKPiA+ICsKPiA+ICsJbWFsaWRwX2h3X3dyaXRlKG1wLT5od2Rl
diwgTEFZRVJfSF9WQUwoZGVzdF93KSB8IExBWUVSX1ZfVkFMKGRlc3RfaCksCj4gPiArCQkJbXAt
PmxheWVyLT5iYXNlICsgTUFMSURQX0xBWUVSX0NPTVBfU0laRSk7Cj4gPiArCj4gPiArCW1hbGlk
cF9od193cml0ZShtcC0+aHdkZXYsIExBWUVSX0hfVkFMKHBsYW5lLT5zdGF0ZS0+Y3J0Y194KSB8
Cj4gPiArCQkJTEFZRVJfVl9WQUwocGxhbmUtPnN0YXRlLT5jcnRjX3kpLAo+ID4gKwkJCW1wLT5s
YXllci0+YmFzZSArIE1BTElEUF9MQVlFUl9PRkZTRVQpOwo+ID4gKwo+ID4gKwkvKiBmaXJzdCBj
bGVhciB0aGUgcm90YXRpb24gYml0cyBpbiB0aGUgcmVnaXN0ZXIgKi8KPiA+ICsJbWFsaWRwX2h3
X2NsZWFyYml0cyhtcC0+aHdkZXYsIExBWUVSX1JPVF9NQVNLLAo+ID4gKwkJCSAgICBtcC0+bGF5
ZXItPmJhc2UgKyBNQUxJRFBfTEFZRVJfQ09OVFJPTCk7Cj4gPiArCj4gPiArCS8qIHNldHVwIHRo
ZSByb3RhdGlvbiBhbmQgYXhpcyBmbGlwIGJpdHMgKi8KPiA+ICsJaWYgKHBsYW5lLT5zdGF0ZS0+
cm90YXRpb24gJiBEUk1fUk9UQVRFX01BU0spCj4gPiArCQl2YWwgPSBpbG9nMihwbGFuZS0+c3Rh
dGUtPnJvdGF0aW9uICYgRFJNX1JPVEFURV9NQVNLKSA8PCBMQVlFUl9ST1RfT0ZGU0VUOwo+ID4g
KwlpZiAocGxhbmUtPnN0YXRlLT5yb3RhdGlvbiAmIEJJVChEUk1fUkVGTEVDVF9YKSkKPiA+ICsJ
CXZhbCB8PSBMQVlFUl9WX0ZMSVA7Cj4gPiArCWlmIChwbGFuZS0+c3RhdGUtPnJvdGF0aW9uICYg
QklUKERSTV9SRUZMRUNUX1kpKQo+ID4gKwkJdmFsIHw9IExBWUVSX0hfRkxJUDsKPiA+ICsKPiA+
ICsJLyogc2V0IHRoZSAnZW5hYmxlIGxheWVyJyBiaXQgKi8KPiA+ICsJdmFsIHw9IExBWUVSX0VO
QUJMRTsKPiA+ICsKPiA+ICsJbWFsaWRwX2h3X3NldGJpdHMobXAtPmh3ZGV2LCB2YWwsCj4gPiAr
CQkJICBtcC0+bGF5ZXItPmJhc2UgKyBNQUxJRFBfTEFZRVJfQ09OVFJPTCk7Cj4gPiArfQo+ID4g
Kwo+ID4gK3N0YXRpYyB2b2lkIG1hbGlkcF9kZV9wbGFuZV9kaXNhYmxlKHN0cnVjdCBkcm1fcGxh
bmUgKnBsYW5lLAo+ID4gKwkJCQkgICAgc3RydWN0IGRybV9wbGFuZV9zdGF0ZSAqc3RhdGUpCj4g
PiArewo+ID4gKwlzdHJ1Y3QgbWFsaWRwX3BsYW5lICptcCA9IHRvX21hbGlkcF9wbGFuZShwbGFu
ZSk7Cj4gPiArCj4gPiArCW1hbGlkcF9od19jbGVhcmJpdHMobXAtPmh3ZGV2LCBMQVlFUl9FTkFC
TEUsCj4gPiArCQkJICAgIG1wLT5sYXllci0+YmFzZSArIE1BTElEUF9MQVlFUl9DT05UUk9MKTsK
PiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0IHN0cnVjdCBkcm1fcGxhbmVfaGVscGVyX2Z1
bmNzIG1hbGlkcF9kZV9wbGFuZV9oZWxwZXJfZnVuY3MgPSB7Cj4gPiArCS5hdG9taWNfY2hlY2sg
PSBtYWxpZHBfZGVfcGxhbmVfY2hlY2ssCj4gPiArCS5hdG9taWNfdXBkYXRlID0gbWFsaWRwX2Rl
X3BsYW5lX3VwZGF0ZSwKPiA+ICsJLmF0b21pY19kaXNhYmxlID0gbWFsaWRwX2RlX3BsYW5lX2Rp
c2FibGUsCj4gPiArfTsKPiA+ICsKPiA+ICsjaWZkZWYgTUFMSURQX0VOQUJMRV9CR05EX0NPTE9S
X0FTX1BSSU1BUllfUExBTkUKPiA+ICtzdGF0aWMgY29uc3QgdWludDMyX3Qgc2FmZV9tb2Rlc2V0
X2Zvcm1hdHNbXSA9IHsKPiA+ICsJRFJNX0ZPUk1BVF9YUkdCODg4OCwKPiA+ICsJRFJNX0ZPUk1B
VF9BUkdCODg4OCwKPiA+ICt9Owo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgbWFsaWRwX2RlX2NyZWF0
ZV9wcmltYXJ5X3BsYW5lKHN0cnVjdCBkcm1fZGV2aWNlICpkcm0pCj4gPiArewo+ID4gKwlzdHJ1
Y3QgbWFsaWRwX2RybSAqbWFsaWRwID0gZHJtLT5kZXZfcHJpdmF0ZTsKPiA+ICsJc3RydWN0IG1h
bGlkcF9wbGFuZSAqcGxhbmU7Cj4gPiArCWludCByZXQ7Cj4gPiArCj4gPiArCXBsYW5lID0gZGV2
bV9remFsbG9jKGRybS0+ZGV2LCBzaXplb2YoKnBsYW5lKSwgR0ZQX0tFUk5FTCk7Cj4gPiArCWlm
ICghcGxhbmUpCj4gPiArCQlyZXR1cm4gLUVOT01FTTsKPiA+ICsKPiA+ICsJcmV0ID0gZHJtX3Vu
aXZlcnNhbF9wbGFuZV9pbml0KGRybSwgJnBsYW5lLT5iYXNlLCAwLAo+ID4gKwkJCQkgICAgICAg
Jm1hbGlkcF9kZV9wbGFuZV9mdW5jcywKPiA+ICsJCQkJICAgICAgIHNhZmVfbW9kZXNldF9mb3Jt
YXRzLAo+ID4gKwkJCQkgICAgICAgQVJSQVlfU0laRShzYWZlX21vZGVzZXRfZm9ybWF0cyksCj4g
PiArCQkJCSAgICAgICBEUk1fUExBTkVfVFlQRV9QUklNQVJZLCBOVUxMKTsKPiA+ICsJaWYgKHJl
dCkKPiA+ICsJCXJldHVybiByZXQ7Cj4gPiArCj4gPiArCWRybV9wbGFuZV9oZWxwZXJfYWRkKCZw
bGFuZS0+YmFzZSwgJm1hbGlkcF9kZV9wbGFuZV9oZWxwZXJfZnVuY3MpOwo+ID4gKwlwbGFuZS0+
aHdkZXYgPSBtYWxpZHAtPmRldjsKPiA+ICsKPiA+ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKyNl
bmRpZgo+ID4gKwo+ID4gK2ludCBtYWxpZHBfZGVfcGxhbmVzX2luaXQoc3RydWN0IGRybV9kZXZp
Y2UgKmRybSkKPiA+ICt7Cj4gPiArCXN0cnVjdCBtYWxpZHBfZHJtICptYWxpZHAgPSBkcm0tPmRl
dl9wcml2YXRlOwo+ID4gKwljb25zdCBzdHJ1Y3QgbWFsaWRwX2h3X3JlZ21hcCAqbWFwID0gJm1h
bGlkcC0+ZGV2LT5tYXA7Cj4gPiArCXN0cnVjdCBtYWxpZHBfcGxhbmUgKnBsYW5lID0gTlVMTDsK
PiA+ICsJZW51bSBkcm1fcGxhbmVfdHlwZSBwbGFuZV90eXBlOwo+ID4gKwl1bnNpZ25lZCBsb25n
IGNydGNzID0gMSA8PCBkcm0tPm1vZGVfY29uZmlnLm51bV9jcnRjOwo+ID4gKwl1MzIgKmZvcm1h
dHM7Cj4gPiArCWludCByZXQsIGksIGosIG47Cj4gPiArCj4gPiArI2lmZGVmIE1BTElEUF9FTkFC
TEVfQkdORF9DT0xPUl9BU19QUklNQVJZX1BMQU5FCj4gPiArCXJldCA9IG1hbGlkcF9kZV9jcmVh
dGVfcHJpbWFyeV9wbGFuZShkcm0pOwo+ID4gKwlpZiAocmV0KQo+ID4gKwkJcmV0dXJuIHJldDsK
PiA+ICsJcGxhbmVfdHlwZSA9IERSTV9QTEFORV9UWVBFX09WRVJMQVk7Cj4gPiArI2VuZGlmCj4g
PiArCj4gPiArCWZvcm1hdHMgPSBrY2FsbG9jKG1hcC0+bl9pbnB1dF9mb3JtYXRzLCBzaXplb2Yo
KmZvcm1hdHMpLCBHRlBfS0VSTkVMKTsKPiA+ICsJaWYgKCFmb3JtYXRzKSB7Cj4gPiArCQlyZXQg
PSAtRU5PTUVNOwo+ID4gKwkJZ290byBjbGVhbnVwOwo+ID4gKwl9Cj4gPiArCj4gPiArCWZvciAo
aSA9IDA7IGkgPCBtYXAtPm5fbGF5ZXJzOyBpKyspIHsKPiA+ICsJCXU4IGlkID0gbWFwLT5sYXll
cnNbaV0uaWQ7Cj4gPiArCj4gPiArCQlwbGFuZSA9IGRldm1fa3phbGxvYyhkcm0tPmRldiwgc2l6
ZW9mKCpwbGFuZSksIEdGUF9LRVJORUwpOwo+ID4gKwkJaWYgKCFwbGFuZSkgewo+ID4gKwkJCXJl
dCA9IC1FTk9NRU07Cj4gPiArCQkJZ290byBjbGVhbnVwOwo+ID4gKwkJfQo+ID4gKwo+ID4gKwkJ
LyogYnVpbGQgdGhlIGxpc3Qgb2YgRFJNIHN1cHBvcnRlZCBmb3JtYXRzIGJhc2VkIG9uIHRoZSBt
YXAgKi8KPiA+ICsJCWZvciAobiA9IDAsIGogPSAwOyAgaiA8IG1hcC0+bl9pbnB1dF9mb3JtYXRz
OyBqKyspIHsKPiA+ICsJCQlpZiAoKG1hcC0+aW5wdXRfZm9ybWF0c1tqXS5sYXllciAmIGlkKSA9
PSBpZCkKPiA+ICsJCQkJZm9ybWF0c1tuKytdID0gbWFwLT5pbnB1dF9mb3JtYXRzW2pdLmZvcm1h
dDsKPiA+ICsJCX0KPiA+ICsKPiA+ICsjaWZuZGVmIE1BTElEUF9FTkFCTEVfQkdORF9DT0xPUl9B
U19QUklNQVJZX1BMQU5FCj4gPiArCQlwbGFuZV90eXBlID0gKGkgPT0gMCkgPyBEUk1fUExBTkVf
VFlQRV9QUklNQVJZIDoKPiA+ICsJCQkJCURSTV9QTEFORV9UWVBFX09WRVJMQVk7Cj4gPiArI2Vu
ZGlmCj4gPiArCQlyZXQgPSBkcm1fdW5pdmVyc2FsX3BsYW5lX2luaXQoZHJtLCAmcGxhbmUtPmJh
c2UsIGNydGNzLAo+ID4gKwkJCQkJICAgICAgICZtYWxpZHBfZGVfcGxhbmVfZnVuY3MsIGZvcm1h
dHMsCj4gPiArCQkJCQkgICAgICAgbiwgcGxhbmVfdHlwZSwgTlVMTCk7Cj4gPiArCQlpZiAocmV0
IDwgMCkKPiA+ICsJCQlnb3RvIGNsZWFudXA7Cj4gPiArCj4gPiArCQlpZiAoIWRybS0+bW9kZV9j
b25maWcucm90YXRpb25fcHJvcGVydHkpIHsKPiA+ICsJCQl1bnNpZ25lZCBsb25nIGZsYWdzID0g
QklUKERSTV9ST1RBVEVfMCkgfAo+ID4gKwkJCQkJICAgICAgQklUKERSTV9ST1RBVEVfOTApIHwK
PiA+ICsJCQkJCSAgICAgIEJJVChEUk1fUk9UQVRFXzE4MCkgfAo+ID4gKwkJCQkJICAgICAgQklU
KERSTV9ST1RBVEVfMjcwKSB8Cj4gPiArCQkJCQkgICAgICBCSVQoRFJNX1JFRkxFQ1RfWCkgfAo+
ID4gKwkJCQkJICAgICAgQklUKERSTV9SRUZMRUNUX1kpOwo+ID4gKwkJCWRybS0+bW9kZV9jb25m
aWcucm90YXRpb25fcHJvcGVydHkgPQo+ID4gKwkJCQlkcm1fbW9kZV9jcmVhdGVfcm90YXRpb25f
cHJvcGVydHkoZHJtLCBmbGFncyk7Cj4gPiArCQl9Cj4gPiArCQkvKiBTTUFSVCBsYXllciBjYW4n
dCBiZSByb3RhdGVkICovCj4gPiArCQlpZiAoZHJtLT5tb2RlX2NvbmZpZy5yb3RhdGlvbl9wcm9w
ZXJ0eSAmJiAoaWQgIT0gREVfU01BUlQpKQo+ID4gKwkJCWRybV9vYmplY3RfYXR0YWNoX3Byb3Bl
cnR5KCZwbGFuZS0+YmFzZS5iYXNlLAo+ID4gKwkJCQkJCSAgIGRybS0+bW9kZV9jb25maWcucm90
YXRpb25fcHJvcGVydHksCj4gPiArCQkJCQkJICAgQklUKERSTV9ST1RBVEVfMCkpOwo+ID4gKwo+
ID4gKwkJZHJtX3BsYW5lX2hlbHBlcl9hZGQoJnBsYW5lLT5iYXNlLAo+ID4gKwkJCQkgICAgICZt
YWxpZHBfZGVfcGxhbmVfaGVscGVyX2Z1bmNzKTsKPiA+ICsJCXBsYW5lLT5od2RldiA9IG1hbGlk
cC0+ZGV2Owo+ID4gKwkJcGxhbmUtPmxheWVyID0gJm1hcC0+bGF5ZXJzW2ldOwo+ID4gKwl9Cj4g
PiArCj4gPiArCWtmcmVlKGZvcm1hdHMpOwo+ID4gKwo+ID4gKwlyZXR1cm4gMDsKPiA+ICsKPiA+
ICtjbGVhbnVwOgo+ID4gKwltYWxpZHBfZGVfcGxhbmVzX2Rlc3Ryb3koZHJtKTsKPiA+ICsJa2Zy
ZWUoZm9ybWF0cyk7Cj4gPiArCj4gPiArCXJldHVybiByZXQ7Cj4gPiArfQo+ID4gKwo+ID4gK3Zv
aWQgbWFsaWRwX2RlX3BsYW5lc19kZXN0cm95KHN0cnVjdCBkcm1fZGV2aWNlICpkcm0pCj4gPiAr
ewo+ID4gKwlzdHJ1Y3QgZHJtX3BsYW5lICpwLCAqcHQ7Cj4gPiArCj4gPiArCWxpc3RfZm9yX2Vh
Y2hfZW50cnlfc2FmZShwLCBwdCwgJmRybS0+bW9kZV9jb25maWcucGxhbmVfbGlzdCwgaGVhZCkg
ewo+ID4gKwkJZHJtX3BsYW5lX2NsZWFudXAocCk7Cj4gPiArCX0KPiA+ICt9Cj4gPiBkaWZmIC0t
Z2l0IGEvZHJpdmVycy9ncHUvZHJtL2FybS9tYWxpZHBfcmVncy5oIGIvZHJpdmVycy9ncHUvZHJt
L2FybS9tYWxpZHBfcmVncy5oCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+ID4gaW5kZXggMDAw
MDAwMC4uNzNmZWNiMwo+ID4gLS0tIC9kZXYvbnVsbAo+ID4gKysrIGIvZHJpdmVycy9ncHUvZHJt
L2FybS9tYWxpZHBfcmVncy5oCj4gPiBAQCAtMCwwICsxLDE3MiBAQAo+ID4gKy8qCj4gPiArICog
KEMpIENPUFlSSUdIVCAyMDE2IEFSTSBMaW1pdGVkLiBBbGwgcmlnaHRzIHJlc2VydmVkLgo+ID4g
KyAqIEF1dGhvcjogTGl2aXUgRHVkYXUgPExpdml1LkR1ZGF1QGFybS5jb20+Cj4gPiArICoKPiA+
ICsgKiBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0d2FyZSBhbmQgaXMgcHJvdmlkZWQgdG8geW91
IHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUKPiA+ICsgKiBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5z
ZSB2ZXJzaW9uIDIgYXMgcHVibGlzaGVkIGJ5IHRoZSBGcmVlIFNvZnR3YXJlCj4gPiArICogRm91
bmRhdGlvbiwgYW5kIGFueSB1c2UgYnkgeW91IG9mIHRoaXMgcHJvZ3JhbSBpcyBzdWJqZWN0IHRv
IHRoZSB0ZXJtcwo+ID4gKyAqIG9mIHN1Y2ggR05VIGxpY2VuY2UuCj4gPiArICoKPiA+ICsgKiBB
Uk0gTWFsaSBEUDUwMC9EUDU1MC9EUDY1MCByZWdpc3RlcnMgZGVmaW5pdGlvbi4KPiA+ICsgKi8K
PiA+ICsKPiA+ICsjaWZuZGVmIF9fTUFMSURQX1JFR1NfSF9fCj4gPiArI2RlZmluZSBfX01BTElE
UF9SRUdTX0hfXwo+ID4gKwo+ID4gKy8qCj4gPiArICogYWJicmV2aWF0aW9ucyB1c2VkOgo+ID4g
KyAqICAgIC0gREMgLSBkaXNwbGF5IGNvcmUgKGdlbmVyYWwgc2V0dGluZ3MpCj4gPiArICogICAg
LSBERSAtIGRpc3BsYXkgZW5naW5lCj4gPiArICogICAgLSBTRSAtIHNjYWxpbmcgZW5naW5lCj4g
PiArICovCj4gPiArCj4gPiArLyogaW50ZXJydXB0IGJpdCBtYXNrcyAqLwo+ID4gKyNkZWZpbmUg
TUFMSURQX0RFX0lSUV9VTkRFUlJVTgkJCSgxIDw8IDApCj4gPiArCj4gPiArI2RlZmluZSBNQUxJ
RFA1MDBfREVfSVJRX0FYSV9FUlIJCSgxIDw8IDQpCj4gPiArI2RlZmluZSBNQUxJRFA1MDBfREVf
SVJRX1ZTWU5DCQkJKDEgPDwgNSkKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9ERV9JUlFfUFJPR19M
SU5FCQkoMSA8PCA2KQo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0RFX0lSUV9TQVRVUkFUSU9OCQko
MSA8PCA3KQo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0RFX0lSUV9DT05GX1ZBTElECQkoMSA8PCA4
KQo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0RFX0lSUV9DT05GX01PREUJCSgxIDw8IDExKQo+ID4g
KyNkZWZpbmUgTUFMSURQNTAwX0RFX0lSUV9DT05GX0FDVElWRQkJKDEgPDwgMTcpCj4gPiArI2Rl
ZmluZSBNQUxJRFA1MDBfREVfSVJRX1BNX0FDVElWRQkJKDEgPDwgMTgpCj4gPiArI2RlZmluZSBN
QUxJRFA1MDBfREVfSVJRX1RFU1RNT0RFX0FDVElWRQkoMSA8PCAxOSkKPiA+ICsjZGVmaW5lIE1B
TElEUDUwMF9ERV9JUlFfRk9SQ0VfQkxOS19BQ1RJVkUJKDEgPDwgMjQpCj4gPiArI2RlZmluZSBN
QUxJRFA1MDBfREVfSVJRX0FYSV9CVVNZCQkoMSA8PCAyOCkKPiA+ICsjZGVmaW5lIE1BTElEUDUw
MF9ERV9JUlFfR0xPQkFMCQkJKDEgPDwgMzEpCj4gPiArI2RlZmluZSBNQUxJRFA1MDBfU0VfSVJR
X0NPTkZfTU9ERQkJKDEgPDwgMCkKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9TRV9JUlFfQ09ORl9W
QUxJRAkJKDEgPDwgNCkKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9TRV9JUlFfSU5JVF9CVVNZCQko
MSA8PCA1KQo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX1NFX0lSUV9BWElfRVJST1IJCSgxIDw8IDgp
Cj4gPiArI2RlZmluZSBNQUxJRFA1MDBfU0VfSVJRX09WRVJSVU4JCSgxIDw8IDkpCj4gPiArI2Rl
ZmluZSBNQUxJRFA1MDBfU0VfSVJRX1BST0dfTElORTEJCSgxIDw8IDEyKQo+ID4gKyNkZWZpbmUg
TUFMSURQNTAwX1NFX0lSUV9QUk9HX0xJTkUyCQkoMSA8PCAxMykKPiA+ICsjZGVmaW5lIE1BTElE
UDUwMF9TRV9JUlFfQ09ORl9BQ1RJVkUJCSgxIDw8IDE3KQo+ID4gKyNkZWZpbmUgTUFMSURQNTAw
X1NFX0lSUV9QTV9BQ1RJVkUJCSgxIDw8IDE4KQo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX1NFX0lS
UV9BWElfQlVTWQkJKDEgPDwgMjgpCj4gPiArI2RlZmluZSBNQUxJRFA1MDBfU0VfSVJRX0dMT0JB
TAkJCSgxIDw8IDMxKQo+ID4gKwo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX0lSUV9TQVRVUkFU
SU9OCQkoMSA8PCA4KQo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX0lSUV9WU1lOQwkJCSgxIDw8
IDEyKQo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX0lSUV9QUk9HX0xJTkUJCSgxIDw8IDEzKQo+
ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX0lSUV9BWElfRVJSCQkoMSA8PCAxNikKPiA+ICsjZGVm
aW5lIE1BTElEUDU1MF9TRV9JUlFfRU9XCQkJKDEgPDwgMCkKPiA+ICsjZGVmaW5lIE1BTElEUDU1
MF9TRV9JUlFfQVhJX0VSUgkJKDEgPDwgMTYpCj4gPiArI2RlZmluZSBNQUxJRFA1NTBfRENfSVJR
X0NPTkZfVkFMSUQJCSgxIDw8IDApCj4gPiArI2RlZmluZSBNQUxJRFA1NTBfRENfSVJRX0NPTkZf
TU9ERQkJKDEgPDwgNCkKPiA+ICsjZGVmaW5lIE1BTElEUDU1MF9EQ19JUlFfQ09ORl9BQ1RJVkUJ
CSgxIDw8IDE2KQo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RDX0lSUV9ERQkJCSgxIDw8IDIwKQo+
ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RDX0lSUV9TRQkJCSgxIDw8IDI0KQo+ID4gKwo+ID4gKyNk
ZWZpbmUgTUFMSURQNjUwX0RFX0lSUV9EUklGVAkJCSgxIDw8IDQpCj4gPiArCj4gPiArLyogYml0
IG1hc2tzIHRoYXQgYXJlIGNvbW1vbiBiZXR3ZWVuIHByb2R1Y3RzICovCj4gPiArI2RlZmluZSAg
IE1BTElEUF9DRkdfVkFMSUQJCSgxIDw8IDApCj4gPiArI2RlZmluZSAgIE1BTElEUF9ESVNQX0ZV
TkNfSUxBQ0VECSgxIDw8IDgpCj4gPiArCj4gPiArLyogcmVnaXN0ZXIgb2Zmc2V0cyBmb3IgSVJR
IG1hbmFnZW1lbnQgKi8KPiA+ICsjZGVmaW5lIE1BTElEUF9SRUdfU1RBVFVTCQkweDAwMDAwCj4g
PiArI2RlZmluZSBNQUxJRFBfUkVHX1NFVElSUQkJMHgwMDAwNAo+ID4gKyNkZWZpbmUgTUFMSURQ
X1JFR19NQVNLSVJRCQkweDAwMDA4Cj4gPiArI2RlZmluZSBNQUxJRFBfUkVHX0NMRUFSSVJRCQkw
eDAwMDBjCj4gPiArCj4gPiArLyogcmVnaXN0ZXIgb2Zmc2V0cyAqLwo+ID4gKyNkZWZpbmUgTUFM
SURQX0RFX0NPUkVfSUQJCTB4MDAwMTgKPiA+ICsjZGVmaW5lIE1BTElEUF9ERV9ESVNQTEFZX0ZV
TkMJCTB4MDAwMjAKPiA+ICsKPiA+ICsvKiB0aGVzZSBvZmZzZXRzIGFyZSByZWxhdGl2ZSB0byBN
QUxJRFA1eDBfVElNSU5HU19CQVNFICovCj4gPiArI2RlZmluZSBNQUxJRFBfREVfSF9USU1JTkdT
CQkweDAKPiA+ICsjZGVmaW5lIE1BTElEUF9ERV9WX1RJTUlOR1MJCTB4NAo+ID4gKyNkZWZpbmUg
TUFMSURQX0RFX1NZTkNfV0lEVEgJCTB4OAo+ID4gKyNkZWZpbmUgTUFMSURQX0RFX0hWX0FDVElW
RQkJMHhjCj4gPiArCj4gPiArLyogbWFjcm9zIHRvIHNldCB2YWx1ZXMgaW50byByZWdpc3RlcnMg
Ki8KPiA+ICsjZGVmaW5lIE1BTElEUF9ERV9IX0ZST05UUE9SQ0goeCkJKCgoeCkgJiAweGZmZikg
PDwgMCkKPiA+ICsjZGVmaW5lIE1BTElEUF9ERV9IX0JBQ0tQT1JDSCh4KQkoKCh4KSAmIDB4M2Zm
KSA8PCAxNikKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9ERV9WX0ZST05UUE9SQ0goeCkJKCgoeCkg
JiAweGZmKSA8PCAwKQo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX1ZfRlJPTlRQT1JDSCh4KQko
KCh4KSAmIDB4ZmZmKSA8PCAwKQo+ID4gKyNkZWZpbmUgTUFMSURQX0RFX1ZfQkFDS1BPUkNIKHgp
CSgoKHgpICYgMHhmZikgPDwgMTYpCj4gPiArI2RlZmluZSBNQUxJRFBfREVfSF9TWU5DV0lEVEgo
eCkJKCgoeCkgJiAweDNmZikgPDwgMCkKPiA+ICsjZGVmaW5lIE1BTElEUF9ERV9WX1NZTkNXSURU
SCh4KQkoKCh4KSAmIDB4ZmYpIDw8IDE2KQo+ID4gKyNkZWZpbmUgTUFMSURQX0RFX0hfQUNUSVZF
KHgpCQkoKCh4KSAmIDB4MWZmZikgPDwgMCkKPiA+ICsjZGVmaW5lIE1BTElEUF9ERV9WX0FDVElW
RSh4KQkJKCgoeCkgJiAweDFmZmYpIDw8IDE2KQo+ID4gKwo+ID4gKy8qIHJlZ2lzdGVyIG9mZnNl
dHMgYW5kIGJpdHMgc3BlY2lmaWMgdG8gRFA1MDAgKi8KPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9E
Q19CQVNFCQkweDAwMDAwCj4gPiArI2RlZmluZSBNQUxJRFA1MDBfRENfQ09OVFJPTAkJMHgwMDAw
Ywo+ID4gKyNkZWZpbmUgICBNQUxJRFA1MDBfRENfQ09ORklHX1JFUQkoMSA8PCAxNykKPiA+ICsj
ZGVmaW5lICAgTUFMSURQNTAwX0hTWU5DUE9MCQkoMSA8PCAyMCkKPiA+ICsjZGVmaW5lICAgTUFM
SURQNTAwX1ZTWU5DUE9MCQkoMSA8PCAyMSkKPiA+ICsjZGVmaW5lICAgTUFMSURQNTAwX0RDX0NM
RUFSX01BU0sJMHgzMDBmZmYKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9ERV9MSU5FX0NPVU5URVIJ
MHgwMDAxMAo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0RFX0FYSV9DT05UUk9MCTB4MDAwMTQKPiA+
ICsjZGVmaW5lIE1BTElEUDUwMF9ERV9TRUNVUkVfQ1RSTAkweDAwMDFjCj4gPiArI2RlZmluZSBN
QUxJRFA1MDBfREVfQ0hST01BX0tFWQkJMHgwMDAyNAo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX1RJ
TUlOR1NfQkFTRQkJMHgwMDAyOAo+ID4gKwo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0NPTkZJR18z
RAkJMHgwMDAzOAo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0JHTkRfQ09MT1IJCTB4MDAwM2MKPiA+
ICsjZGVmaW5lIE1BTElEUDUwMF9PVVRQVVRfREVQVEgJCTB4MDAwNDQKPiA+ICsjZGVmaW5lIE1B
TElEUDUwMF9ZVVZfUkdCX0NPRUYJCTB4MDAwNDgKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9DT0xP
Ul9BREpfQ09FRgkweDAwMDc4Cj4gPiArI2RlZmluZSBNQUxJRFA1MDBfQ09FRl9UQUJMRV9BRERS
CTB4MDAwYTgKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9DT0VGX1RBQkxFX0RBVEEJMHgwMDBhYwo+
ID4gKyNkZWZpbmUgTUFMSURQNTAwX0RFX0xWX0JBU0UJCTB4MDAxMDAKPiA+ICsjZGVmaW5lIE1B
TElEUDUwMF9ERV9MVl9QVFJfQkFTRQkweDAwMTI0Cj4gPiArI2RlZmluZSBNQUxJRFA1MDBfREVf
TEcxX0JBU0UJCTB4MDAyMDAKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9ERV9MRzFfUFRSX0JBU0UJ
MHgwMDIxYwo+ID4gKyNkZWZpbmUgTUFMSURQNTAwX0RFX0xHMl9CQVNFCQkweDAwMzAwCj4gPiAr
I2RlZmluZSBNQUxJRFA1MDBfREVfTEcyX1BUUl9CQVNFCTB4MDAzMWMKPiA+ICsjZGVmaW5lIE1B
TElEUDUwMF9TRV9CQVNFCQkweDAwYzAwCj4gPiArI2RlZmluZSBNQUxJRFA1MDBfU0VfUFRSX0JB
U0UJCTB4MDBlMGMKPiA+ICsjZGVmaW5lIE1BTElEUDUwMF9EQ19JUlFfQkFTRQkJMHgwMGYwMAo+
ID4gKyNkZWZpbmUgTUFMSURQNTAwX0NPTkZJR19WQUxJRAkJMHgwMGYwMAo+ID4gKyNkZWZpbmUg
TUFMSURQNTAwX0NPTkZJR19JRAkJMHgwMGZkNAo+ID4gKwo+ID4gKy8qIHJlZ2lzdGVyIG9mZnNl
dHMgYW5kIGJpdHMgc3BlY2lmaWMgdG8gRFA1NTAvRFA2NTAgKi8KPiA+ICsjZGVmaW5lIE1BTElE
UDU1MF9ERV9DT05UUk9MCQkweDAwMDEwCj4gPiArI2RlZmluZSBNQUxJRFA1NTBfREVfTElORV9D
T1VOVEVSCTB4MDAwMTQKPiA+ICsjZGVmaW5lIE1BTElEUDU1MF9ERV9BWElfQ09OVFJPTAkweDAw
MDE4Cj4gPiArI2RlZmluZSBNQUxJRFA1NTBfREVfUU9TCQkweDAwMDFjCj4gPiArI2RlZmluZSBN
QUxJRFA1NTBfVElNSU5HU19CQVNFCQkweDAwMDMwCj4gPiArI2RlZmluZSBNQUxJRFA1NTBfSFNZ
TkNQT0wJCSgxIDw8IDEyKQo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX1ZTWU5DUE9MCQkoMSA8PCAy
OCkKPiA+ICsKPiA+ICsjZGVmaW5lIE1BTElEUDU1MF9ERV9ESVNQX1NJREVCQU5ECTB4MDAwNDAK
PiA+ICsjZGVmaW5lIE1BTElEUDU1MF9ERV9CR05EX0NPTE9SCQkweDAwMDQ0Cj4gPiArI2RlZmlu
ZSBNQUxJRFA1NTBfREVfT1VUUFVUX0RFUFRICTB4MDAwNGMKPiA+ICsjZGVmaW5lIE1BTElEUDU1
MF9ERV9DT0xPUl9DT0VGCQkweDAwMDUwCj4gPiArI2RlZmluZSBNQUxJRFA1NTBfREVfQ09FRl9U
QUJMRV9BRERSCTB4MDAwODAKPiA+ICsjZGVmaW5lIE1BTElEUDU1MF9ERV9DT0VGX1RBQkxFX0RB
VEEJMHgwMDA4NAo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX0xWMV9CQVNFCQkweDAwMTAwCj4g
PiArI2RlZmluZSBNQUxJRFA1NTBfREVfTFYxX1BUUl9CQVNFCTB4MDAxMjQKPiA+ICsjZGVmaW5l
IE1BTElEUDU1MF9ERV9MVjJfQkFTRQkJMHgwMDIwMAo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RF
X0xWMl9QVFJfQkFTRQkweDAwMjI0Cj4gPiArI2RlZmluZSBNQUxJRFA1NTBfREVfTEdfQkFTRQkJ
MHgwMDMwMAo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX0xHX1BUUl9CQVNFCTB4MDAzMWMKPiA+
ICsjZGVmaW5lIE1BTElEUDU1MF9ERV9MU19CQVNFCQkweDAwNDAwCj4gPiArI2RlZmluZSBNQUxJ
RFA1NTBfREVfTFNfUFRSX0JBU0UJMHgwMDQyYwo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX0RFX1BF
UkZfQkFTRQkJMHgwMDUwMAo+ID4gKyNkZWZpbmUgTUFMSURQNTUwX1NFX0JBU0UJCTB4MDgwMDAK
PiA+ICsjZGVmaW5lIE1BTElEUDU1MF9EQ19CQVNFCQkweDBjMDAwCj4gPiArI2RlZmluZSBNQUxJ
RFA1NTBfRENfQ09OVFJPTAkJMHgwYzAxMAo+ID4gKyNkZWZpbmUgICBNQUxJRFA1NTBfRENfQ09O
RklHX1JFUQkoMSA8PCAxNikKPiA+ICsjZGVmaW5lIE1BTElEUDU1MF9DT05GSUdfVkFMSUQJCTB4
MGMwMTQKPiA+ICsjZGVmaW5lIE1BTElEUDU1MF9DT05GSUdfSUQJCTB4MGZmZDQKPiA+ICsKPiA+
ICsvKgo+ID4gKyAqIFN0YXJ0aW5nIHdpdGggRFA1NTAgdGhlIHJlZ2lzdGVyIG1hcCBibG9ja3Mg
aGFzIGJlZW4gc3RhbmRhcmRpc2VkIHRvIHRoZQo+ID4gKyAqIGZvbGxvd2luZyBsYXlvdXQ6Cj4g
PiArICoKPiA+ICsgKiAgIE9mZnNldCAgICAgICAgICAgIEJsb2NrIHJlZ2lzdGVycwo+ID4gKyAq
ICAweDAwMDAwICAgICAgICAgICAgRGlzcGxheSBFbmdpbmUKPiA+ICsgKiAgMHgwODAwMCAgICAg
ICAgICAgIFNjYWxpbmcgRW5naW5lCj4gPiArICogIDB4MGMwMDAgICAgICAgICAgICBEaXNwbGF5
IENvcmUKPiA+ICsgKiAgMHgxMDAwMCAgICAgICAgICAgIFNlY3VyZSBjb250cm9sCj4gPiArICoK
PiA+ICsgKiBUaGUgb2xkIERQNTAwIElQIG1peGVzIHNvbWUgREMgd2l0aCB0aGUgREUgcmVnaXN0
ZXJzLCBoZW5jZSB0aGUgbmVlZAo+ID4gKyAqIGZvciBhIG1hcHBpbmcgc3RydWN0dXJlLgo+ID4g
KyAqLwo+ID4gKwo+ID4gKyNlbmRpZiAvKiBfX01BTElEUF9SRUdTX0hfXyAqLwo+ID4gLS0gCj4g
PiAyLjguMAo+ID4gCj4gPiBfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fXwo+ID4gZHJpLWRldmVsIG1haWxpbmcgbGlzdAo+ID4gZHJpLWRldmVsQGxpc3RzLmZy
ZWVkZXNrdG9wLm9yZwo+ID4gaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9s
aXN0aW5mby9kcmktZGV2ZWwKPiAKPiAtLSAKPiA9PT09PT09PT09PT09PT09PT09PQo+IHwgSSB3
b3VsZCBsaWtlIHRvIHwKPiB8IGZpeCB0aGUgd29ybGQsICB8Cj4gfCBidXQgdGhleSdyZSBub3Qg
fAo+IHwgZ2l2aW5nIG1lIHRoZSAgIHwKPiAgXCBzb3VyY2UgY29kZSEgIC8KPiAgIC0tLS0tLS0t
LS0tLS0tLQo+ICAgICDCr1xfKOODhClfL8KvCgotLSAKRGFuaWVsIFZldHRlcgpTb2Z0d2FyZSBF
bmdpbmVlciwgSW50ZWwgQ29ycG9yYXRpb24KaHR0cDovL2Jsb2cuZmZ3bGwuY2gKX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcg
bGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRl
c2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg==