From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752532AbcHLLjX (ORCPT ); Fri, 12 Aug 2016 07:39:23 -0400 Received: from mx1.redhat.com ([209.132.183.28]:12895 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751993AbcHLLjW (ORCPT ); Fri, 12 Aug 2016 07:39:22 -0400 Date: Fri, 12 Aug 2016 13:39:18 +0200 From: Radim =?utf-8?B?S3LEjW3DocWZ?= To: Wanpeng Li Cc: "linux-kernel@vger.kernel.org" , kvm , Jim Mattson , Wincy Van , Paolo Bonzini , Bandan Das Subject: Re: [PATCH 2/2] KVM: nVMX: postpone VMCS changes on MSR_IA32_APICBASE write Message-ID: <20160812113917.GA22322@potion> References: <20160808181623.12132-1-rkrcmar@redhat.com> <20160808181623.12132-3-rkrcmar@redhat.com> <20160812094403.GC8001@potion> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.32]); Fri, 12 Aug 2016 11:39:21 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 2016-08-12 18:14+0800, Wanpeng Li: > 2016-08-12 17:44 GMT+08:00 Radim Krčmář : >> 2016-08-12 14:07+0800, Wanpeng Li: >>> 2016-08-09 2:16 GMT+08:00 Radim Krčmář : >>>> If vmcs12 does not intercept APIC_BASE writes, then KVM will handle the >>>> write with vmcs02 as the current VMCS. >>>> This will incorrectly apply modifications intended for vmcs01 to vmcs02 >>>> and L2 can use it to gain access to L0's x2APIC registers by disabling >>>> virtualized x2APIC while using msr bitmap that assumes enabled. >>>> >>>> Postpone execution of vmx_set_virtual_x2apic_mode until vmcs01 is the >>>> current VMCS. An alternative solution would temporarily make vmcs01 the >>>> current VMCS, but it requires more care. >>> >>> There is a scenario both L1 and L2 are running on x2apic mode, L1 >>> don't own the APIC_BASE writes, then L2 is intended to disable x2apic >>> mode, however, your logic will also disable x2apic mode for L1. >> >> You mean a case where L1 does intercept APIC_BASE? >> >> That case is not affected, because it should cause a nested VM exit, so >> vmx_set_virtual_x2apic_mode() won't be called in the first place. > > I mean L1 doesn't intercept APIC_BASE. Then L2's write to APIC_BASE should only affect L1. L2 is buggy if it intended to disable its x2APIC with the write or L1 set up intercepts incorrectly for the indented L2. In the non-nested case, if we didn't intercept APIC_BASE in KVM, then the guest wouldn't change either; only the host would change, so I think it is correct to disable x2APIC mode in L1 only.