From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756234AbcIHCbF (ORCPT ); Wed, 7 Sep 2016 22:31:05 -0400 Received: from mail.kernel.org ([198.145.29.136]:49766 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751606AbcIHCa4 (ORCPT ); Wed, 7 Sep 2016 22:30:56 -0400 Date: Thu, 8 Sep 2016 10:30:27 +0800 From: Shawn Guo To: shh.xie@gmail.com Cc: devicetree@vger.kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com, will.deacon@arm.com, linux-kernel@vger.kernel.org, Shaohui Xie , arnd@arndb.de Subject: Re: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-specific devices Message-ID: <20160908023026.GC2533@x250> References: <1473069695-33092-1-git-send-email-shh.xie@gmail.com> <1473069695-33092-2-git-send-email-shh.xie@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1473069695-33092-2-git-send-email-shh.xie@gmail.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Sep 05, 2016 at 06:01:29PM +0800, shh.xie@gmail.com wrote: > From: Shaohui Xie > > SCFG and DCFG are SoC-specific devices can be found on SoCs like LS1021A, > LS1043A and LS1046A, this patch updates bindings for SCFG and DCFG to > reflect more SoCs. > > Signed-off-by: Shaohui Xie > --- > changes in V2: > new patch. > > Documentation/devicetree/bindings/arm/fsl.txt | 12 +++++++++--- > 1 file changed, 9 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt > index dbbc095..6f92d0b 100644 > --- a/Documentation/devicetree/bindings/arm/fsl.txt > +++ b/Documentation/devicetree/bindings/arm/fsl.txt > @@ -97,7 +97,7 @@ Freescale LS1021A Platform Device Tree Bindings > Required root node compatible properties: > - compatible = "fsl,ls1021a"; > > -Freescale LS1021A SoC-specific Device Tree Bindings > +Freescale SoC-specific Device Tree Bindings > ------------------------------------------- > > Freescale SCFG > @@ -105,7 +105,10 @@ Freescale SCFG > configuration and status registers for the chip. Such as getting PEX port > status. > Required properties: > - - compatible: should be "fsl,ls1021a-scfg" > + - compatible: Should contain a chip-specific compatible string, > + Chip-specific strings are of the form "fsl,-scfg", such as: > + "fsl,ls1021a-scfg" Per Documentation/devicetree/bindings/submitting-patches.txt, the known values of "" should be documented. Shawn > + > - reg: should contain base address and length of SCFG memory-mapped registers > > Example: > @@ -119,7 +122,10 @@ Freescale DCFG > configuration and status for the device. Such as setting the secondary > core start address and release the secondary core from holdoff and startup. > Required properties: > - - compatible: should be "fsl,ls1021a-dcfg" > + - compatible: Should contain a chip-specific compatible string, > + Chip-specific strings are of the form "fsl,-dcfg", such as: > + "fsl,ls1021a-dcfg" > + > - reg : should contain base address and length of DCFG memory-mapped registers > > Example: > -- > 2.1.0.27.g96db324 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 From: Shawn Guo Subject: Re: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-specific devices Date: Thu, 8 Sep 2016 10:30:27 +0800 Message-ID: <20160908023026.GC2533@x250> References: <1473069695-33092-1-git-send-email-shh.xie@gmail.com> <1473069695-33092-2-git-send-email-shh.xie@gmail.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Return-path: Content-Disposition: inline In-Reply-To: <1473069695-33092-2-git-send-email-shh.xie-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> Sender: devicetree-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org To: shh.xie-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, mark.rutland-5wv7dgnIgG8@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, catalin.marinas-5wv7dgnIgG8@public.gmane.org, will.deacon-5wv7dgnIgG8@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, Shaohui Xie , arnd-r2nGTMty4D4@public.gmane.org List-Id: devicetree@vger.kernel.org On Mon, Sep 05, 2016 at 06:01:29PM +0800, shh.xie-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org wrote: > From: Shaohui Xie > > SCFG and DCFG are SoC-specific devices can be found on SoCs like LS1021A, > LS1043A and LS1046A, this patch updates bindings for SCFG and DCFG to > reflect more SoCs. > > Signed-off-by: Shaohui Xie > --- > changes in V2: > new patch. > > Documentation/devicetree/bindings/arm/fsl.txt | 12 +++++++++--- > 1 file changed, 9 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt > index dbbc095..6f92d0b 100644 > --- a/Documentation/devicetree/bindings/arm/fsl.txt > +++ b/Documentation/devicetree/bindings/arm/fsl.txt > @@ -97,7 +97,7 @@ Freescale LS1021A Platform Device Tree Bindings > Required root node compatible properties: > - compatible = "fsl,ls1021a"; > > -Freescale LS1021A SoC-specific Device Tree Bindings > +Freescale SoC-specific Device Tree Bindings > ------------------------------------------- > > Freescale SCFG > @@ -105,7 +105,10 @@ Freescale SCFG > configuration and status registers for the chip. Such as getting PEX port > status. > Required properties: > - - compatible: should be "fsl,ls1021a-scfg" > + - compatible: Should contain a chip-specific compatible string, > + Chip-specific strings are of the form "fsl,-scfg", such as: > + "fsl,ls1021a-scfg" Per Documentation/devicetree/bindings/submitting-patches.txt, the known values of "" should be documented. Shawn > + > - reg: should contain base address and length of SCFG memory-mapped registers > > Example: > @@ -119,7 +122,10 @@ Freescale DCFG > configuration and status for the device. Such as setting the secondary > core start address and release the secondary core from holdoff and startup. > Required properties: > - - compatible: should be "fsl,ls1021a-dcfg" > + - compatible: Should contain a chip-specific compatible string, > + Chip-specific strings are of the form "fsl,-dcfg", such as: > + "fsl,ls1021a-dcfg" > + > - reg : should contain base address and length of DCFG memory-mapped registers > > Example: > -- > 2.1.0.27.g96db324 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html From mboxrd@z Thu Jan 1 00:00:00 1970 From: shawnguo@kernel.org (Shawn Guo) Date: Thu, 8 Sep 2016 10:30:27 +0800 Subject: [PATCH 1/7] [v2] dt-bindings: fsl: updates bindings for some SoC-specific devices In-Reply-To: <1473069695-33092-2-git-send-email-shh.xie@gmail.com> References: <1473069695-33092-1-git-send-email-shh.xie@gmail.com> <1473069695-33092-2-git-send-email-shh.xie@gmail.com> Message-ID: <20160908023026.GC2533@x250> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Mon, Sep 05, 2016 at 06:01:29PM +0800, shh.xie at gmail.com wrote: > From: Shaohui Xie > > SCFG and DCFG are SoC-specific devices can be found on SoCs like LS1021A, > LS1043A and LS1046A, this patch updates bindings for SCFG and DCFG to > reflect more SoCs. > > Signed-off-by: Shaohui Xie > --- > changes in V2: > new patch. > > Documentation/devicetree/bindings/arm/fsl.txt | 12 +++++++++--- > 1 file changed, 9 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt > index dbbc095..6f92d0b 100644 > --- a/Documentation/devicetree/bindings/arm/fsl.txt > +++ b/Documentation/devicetree/bindings/arm/fsl.txt > @@ -97,7 +97,7 @@ Freescale LS1021A Platform Device Tree Bindings > Required root node compatible properties: > - compatible = "fsl,ls1021a"; > > -Freescale LS1021A SoC-specific Device Tree Bindings > +Freescale SoC-specific Device Tree Bindings > ------------------------------------------- > > Freescale SCFG > @@ -105,7 +105,10 @@ Freescale SCFG > configuration and status registers for the chip. Such as getting PEX port > status. > Required properties: > - - compatible: should be "fsl,ls1021a-scfg" > + - compatible: Should contain a chip-specific compatible string, > + Chip-specific strings are of the form "fsl,-scfg", such as: > + "fsl,ls1021a-scfg" Per Documentation/devicetree/bindings/submitting-patches.txt, the known values of "" should be documented. Shawn > + > - reg: should contain base address and length of SCFG memory-mapped registers > > Example: > @@ -119,7 +122,10 @@ Freescale DCFG > configuration and status for the device. Such as setting the secondary > core start address and release the secondary core from holdoff and startup. > Required properties: > - - compatible: should be "fsl,ls1021a-dcfg" > + - compatible: Should contain a chip-specific compatible string, > + Chip-specific strings are of the form "fsl,-dcfg", such as: > + "fsl,ls1021a-dcfg" > + > - reg : should contain base address and length of DCFG memory-mapped registers > > Example: > -- > 2.1.0.27.g96db324 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel at lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel