From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-renesas-soc-owner@vger.kernel.org>
Received: from kirsty.vergenet.net ([202.4.237.240]:37103 "EHLO
        kirsty.vergenet.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1762320AbcJaIc0 (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Mon, 31 Oct 2016 04:32:26 -0400
Date: Mon, 31 Oct 2016 09:32:19 +0100
From: Simon Horman <horms@verge.net.au>
To: Magnus Damm <magnus.damm@gmail.com>
Cc: Ulrich Hecht <ulrich.hecht+renesas@gmail.com>,
        Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
        Geert Uytterhoeven <geert@linux-m68k.org>
Subject: Re: [PATCH 0/3] r8a7796 SYS-DMAC integration
Message-ID: <20161031083219.GI18195@verge.net.au>
References: <20160914164549.31121-1-ulrich.hecht+renesas@gmail.com>
 <CANqRtoS1x3vYsAOR1cvxOUdQ0f-6ppE2_7sZx580FqB7WwmBwQ@mail.gmail.com>
 <20161028135019.GD4041@verge.net.au>
 <CANqRtoQj1YgjG7=UnDP-vOB52vq1GMU8ifmJDN4vkrS5Rta1EQ@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <CANqRtoQj1YgjG7=UnDP-vOB52vq1GMU8ifmJDN4vkrS5Rta1EQ@mail.gmail.com>
Sender: linux-renesas-soc-owner@vger.kernel.org
List-ID: <linux-renesas-soc.vger.kernel.org>

On Fri, Oct 28, 2016 at 10:56:18PM +0900, Magnus Damm wrote:
> Hi Simon,
> 
> On Fri, Oct 28, 2016 at 10:50 PM, Simon Horman <horms@verge.net.au> wrote:
> > On Fri, Oct 28, 2016 at 06:12:37PM +0900, Magnus Damm wrote:
> >> Hi Ulrich, Simon, everyone,
> >>
> >> On Thu, Sep 15, 2016 at 1:45 AM, Ulrich Hecht
> >> <ulrich.hecht+renesas@gmail.com> wrote:
> >> > Hi!
> >> >
> >> > This enables the three DMA controllers. Identical to the setup on r8a7795.
> >> > Based on renesas-drivers-2016-09-13-v4.8-rc6.
> >> >
> >> > CU
> >> > Uli
> >> >
> >> >
> >> > Ulrich Hecht (3):
> >> >   clk: renesas: r8a7796: Add SYS-DMAC clocks
> >> >   arm64: renesas: r8a7796: add SYS-DMAC controller nodes
> >> >   dmaengine: rcar-dmac: Document R-Car M3-W bindings
> >>
> >> Thanks for your efforts. I noticed that the clock bits have been
> >> queued up by Geert, but other parts seem to be missing.
> >>
> >> Can you please ping/poke/resend or whatever is needed to move the rest
> >> of the series forward?
> >
> > I'm happy to queue up the arm64 patch (which Ulrich recently pinged me
> > about). But I wanted to first confirm that it doesn't haven any
> > implications for enabling 64bit memory.
> 
> Thanks. The SYS-DMAC hardware is a rare case that is able to perform
> 64-bit bus mastering without the IPMMU, so it is fine to enable at
> this point even though the IPMMU is not available.

Hi Magnus,

thanks for clarifying that. I have queued up the "arm64" patch listed above.