From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga06.intel.com ([134.134.136.31]:59367 "EHLO mga06.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751804AbdBOLXk (ORCPT ); Wed, 15 Feb 2017 06:23:40 -0500 Date: Wed, 15 Feb 2017 13:23:35 +0200 From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= To: Chris Wilson Cc: intel-gfx@lists.freedesktop.org, Lyude , Daniel Vetter , Hans de Goede , stable@vger.kernel.org Subject: Re: [PATCH] drm/i915: Only enable hotplug interrupts if the display interrupts are enabled Message-ID: <20170215112335.GR31595@intel.com> References: <20170215090653.28740-1-chris@chris-wilson.co.uk> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20170215090653.28740-1-chris@chris-wilson.co.uk> Sender: stable-owner@vger.kernel.org List-ID: On Wed, Feb 15, 2017 at 09:06:53AM +0000, Chris Wilson wrote: > In order to prevent accessing the hpd registers outside of the display > power wells, we should refrain from writing to the registers before the > display interrupts are enabled. > > [ 4.740136] WARNING: CPU: 1 PID: 221 at drivers/gpu/drm/i915/intel_uncore.c:795 __unclaimed_reg_debug+0x44/0x50 [i915] > [ 4.740155] Unclaimed read from register 0x1e1110 > [ 4.740168] Modules linked in: i915(+) intel_gtt drm_kms_helper prime_numbers > [ 4.740190] CPU: 1 PID: 221 Comm: systemd-udevd Not tainted 4.10.0-rc6+ #384 > [ 4.740203] Hardware name: / , BIOS PYBSWCEL.86A.0027.2015.0507.1758 05/07/2015 > [ 4.740220] Call Trace: > [ 4.740236] dump_stack+0x4d/0x6f > [ 4.740251] __warn+0xc1/0xe0 > [ 4.740265] warn_slowpath_fmt+0x4a/0x50 > [ 4.740281] ? insert_work+0x77/0xc0 > [ 4.740355] ? fwtable_write32+0x90/0x130 [i915] > [ 4.740431] __unclaimed_reg_debug+0x44/0x50 [i915] > [ 4.740507] fwtable_read32+0xd8/0x130 [i915] > [ 4.740575] i915_hpd_irq_setup+0xa5/0x100 [i915] > [ 4.740649] intel_hpd_init+0x68/0x80 [i915] > [ 4.740716] i915_driver_load+0xe19/0x1380 [i915] > [ 4.740784] i915_pci_probe+0x32/0x90 [i915] > [ 4.740799] pci_device_probe+0x8b/0xf0 > [ 4.740815] driver_probe_device+0x2b6/0x450 > [ 4.740828] __driver_attach+0xda/0xe0 > [ 4.740841] ? driver_probe_device+0x450/0x450 > [ 4.740853] bus_for_each_dev+0x5b/0x90 > [ 4.740865] driver_attach+0x19/0x20 > [ 4.740878] bus_add_driver+0x166/0x260 > [ 4.740892] driver_register+0x5b/0xd0 > [ 4.740906] ? 0xffffffffa0166000 > [ 4.740920] __pci_register_driver+0x47/0x50 > [ 4.740985] i915_init+0x5c/0x5e [i915] > [ 4.740999] do_one_initcall+0x3e/0x160 > [ 4.741015] ? __vunmap+0x7c/0xc0 > [ 4.741029] ? kmem_cache_alloc+0xcf/0x120 > [ 4.741045] do_init_module+0x55/0x1c4 > [ 4.741060] load_module+0x1f3f/0x25b0 > [ 4.741073] ? __symbol_put+0x40/0x40 > [ 4.741086] ? kernel_read_file+0x100/0x190 > [ 4.741100] SYSC_finit_module+0xbc/0xf0 > [ 4.741112] SyS_finit_module+0x9/0x10 > [ 4.741125] entry_SYSCALL_64_fastpath+0x17/0x98 > [ 4.741135] RIP: 0033:0x7f8559a140f9 > [ 4.741145] RSP: 002b:00007fff7509a3e8 EFLAGS: 00000246 ORIG_RAX: 0000000000000139 > [ 4.741161] RAX: ffffffffffffffda RBX: 00007f855aba02d1 RCX: 00007f8559a140f9 > [ 4.741172] RDX: 0000000000000000 RSI: 000055b6db0914f0 RDI: 0000000000000011 > [ 4.741183] RBP: 0000000000020000 R08: 0000000000000000 R09: 000000000000000e > [ 4.741193] R10: 0000000000000011 R11: 0000000000000246 R12: 000055b6db0854d0 > [ 4.741204] R13: 000055b6db091150 R14: 0000000000000000 R15: 000055b6db035924 > > Fixes: 19625e85c6ec ("drm/i915: Enable polling when we don't have hpd") > Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=97798 > Suggested-by: Ville Syrj�l� > Signed-off-by: Chris Wilson > Cc: Lyude > Cc: Daniel Vetter > Cc: Ville Syrj�l� > Cc: Hans de Goede > Cc: stable@vger.kernel.org > --- > drivers/gpu/drm/i915/intel_hotplug.c | 11 ++++++----- > 1 file changed, 6 insertions(+), 5 deletions(-) > > diff --git a/drivers/gpu/drm/i915/intel_hotplug.c b/drivers/gpu/drm/i915/intel_hotplug.c > index 6a9c16508ab5..bad4f14858e3 100644 > --- a/drivers/gpu/drm/i915/intel_hotplug.c > +++ b/drivers/gpu/drm/i915/intel_hotplug.c > @@ -224,7 +224,7 @@ static void intel_hpd_irq_storm_reenable_work(struct work_struct *work) > } > } > } > - if (dev_priv->display.hpd_irq_setup) > + if (dev_priv->display_irqs_enabled && dev_priv->display.hpd_irq_setup) I don't think we're setting display_irqs_enabled on any other platform than VLV/CHV. So either we have to push this check down into hpd_irq_setup() or just set display_irqs_enable=true somewhere for all the other platforms. > dev_priv->display.hpd_irq_setup(dev_priv); > spin_unlock_irq(&dev_priv->irq_lock); > > @@ -430,7 +430,7 @@ void intel_hpd_irq_handler(struct drm_i915_private *dev_priv, > } > } > > - if (storm_detected) > + if (storm_detected && dev_priv->display_irqs_enabled) > dev_priv->display.hpd_irq_setup(dev_priv); > spin_unlock(&dev_priv->irq_lock); > > @@ -476,10 +476,11 @@ void intel_hpd_init(struct drm_i915_private *dev_priv) > * Interrupt setup is already guaranteed to be single-threaded, this is > * just to make the assert_spin_locked checks happy. > */ > - spin_lock_irq(&dev_priv->irq_lock); > - if (dev_priv->display.hpd_irq_setup) > + if (dev_priv->display_irqs_enabled && dev_priv->display.hpd_irq_setup) { > + spin_lock_irq(&dev_priv->irq_lock); > dev_priv->display.hpd_irq_setup(dev_priv); > - spin_unlock_irq(&dev_priv->irq_lock); > + spin_unlock_irq(&dev_priv->irq_lock); > + } > } > > static void i915_hpd_poll_init_work(struct work_struct *work) > -- > 2.11.0 -- Ville Syrj�l� Intel OTC From mboxrd@z Thu Jan 1 00:00:00 1970 From: Ville =?iso-8859-1?Q?Syrj=E4l=E4?= Subject: Re: [PATCH] drm/i915: Only enable hotplug interrupts if the display interrupts are enabled Date: Wed, 15 Feb 2017 13:23:35 +0200 Message-ID: <20170215112335.GR31595@intel.com> References: <20170215090653.28740-1-chris@chris-wilson.co.uk> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) by gabe.freedesktop.org (Postfix) with ESMTPS id A86346E8CD for ; Wed, 15 Feb 2017 11:23:39 +0000 (UTC) Content-Disposition: inline In-Reply-To: <20170215090653.28740-1-chris@chris-wilson.co.uk> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: intel-gfx-bounces@lists.freedesktop.org Sender: "Intel-gfx" To: Chris Wilson Cc: Hans de Goede , Daniel Vetter , intel-gfx@lists.freedesktop.org, stable@vger.kernel.org List-Id: intel-gfx@lists.freedesktop.org T24gV2VkLCBGZWIgMTUsIDIwMTcgYXQgMDk6MDY6NTNBTSArMDAwMCwgQ2hyaXMgV2lsc29uIHdy b3RlOgo+IEluIG9yZGVyIHRvIHByZXZlbnQgYWNjZXNzaW5nIHRoZSBocGQgcmVnaXN0ZXJzIG91 dHNpZGUgb2YgdGhlIGRpc3BsYXkKPiBwb3dlciB3ZWxscywgd2Ugc2hvdWxkIHJlZnJhaW4gZnJv bSB3cml0aW5nIHRvIHRoZSByZWdpc3RlcnMgYmVmb3JlIHRoZQo+IGRpc3BsYXkgaW50ZXJydXB0 cyBhcmUgZW5hYmxlZC4KPiAKPiBbICAgIDQuNzQwMTM2XSBXQVJOSU5HOiBDUFU6IDEgUElEOiAy MjEgYXQgZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfdW5jb3JlLmM6Nzk1IF9fdW5jbGFpbWVk X3JlZ19kZWJ1ZysweDQ0LzB4NTAgW2k5MTVdCj4gWyAgICA0Ljc0MDE1NV0gVW5jbGFpbWVkIHJl YWQgZnJvbSByZWdpc3RlciAweDFlMTExMAo+IFsgICAgNC43NDAxNjhdIE1vZHVsZXMgbGlua2Vk IGluOiBpOTE1KCspIGludGVsX2d0dCBkcm1fa21zX2hlbHBlciBwcmltZV9udW1iZXJzCj4gWyAg ICA0Ljc0MDE5MF0gQ1BVOiAxIFBJRDogMjIxIENvbW06IHN5c3RlbWQtdWRldmQgTm90IHRhaW50 ZWQgNC4xMC4wLXJjNisgIzM4NAo+IFsgICAgNC43NDAyMDNdIEhhcmR3YXJlIG5hbWU6ICAgICAg ICAgICAgICAgICAgLyAgICAgICAgLCBCSU9TIFBZQlNXQ0VMLjg2QS4wMDI3LjIwMTUuMDUwNy4x NzU4IDA1LzA3LzIwMTUKPiBbICAgIDQuNzQwMjIwXSBDYWxsIFRyYWNlOgo+IFsgICAgNC43NDAy MzZdICBkdW1wX3N0YWNrKzB4NGQvMHg2Zgo+IFsgICAgNC43NDAyNTFdICBfX3dhcm4rMHhjMS8w eGUwCj4gWyAgICA0Ljc0MDI2NV0gIHdhcm5fc2xvd3BhdGhfZm10KzB4NGEvMHg1MAo+IFsgICAg NC43NDAyODFdICA/IGluc2VydF93b3JrKzB4NzcvMHhjMAo+IFsgICAgNC43NDAzNTVdICA/IGZ3 dGFibGVfd3JpdGUzMisweDkwLzB4MTMwIFtpOTE1XQo+IFsgICAgNC43NDA0MzFdICBfX3VuY2xh aW1lZF9yZWdfZGVidWcrMHg0NC8weDUwIFtpOTE1XQo+IFsgICAgNC43NDA1MDddICBmd3RhYmxl X3JlYWQzMisweGQ4LzB4MTMwIFtpOTE1XQo+IFsgICAgNC43NDA1NzVdICBpOTE1X2hwZF9pcnFf c2V0dXArMHhhNS8weDEwMCBbaTkxNV0KPiBbICAgIDQuNzQwNjQ5XSAgaW50ZWxfaHBkX2luaXQr MHg2OC8weDgwIFtpOTE1XQo+IFsgICAgNC43NDA3MTZdICBpOTE1X2RyaXZlcl9sb2FkKzB4ZTE5 LzB4MTM4MCBbaTkxNV0KPiBbICAgIDQuNzQwNzg0XSAgaTkxNV9wY2lfcHJvYmUrMHgzMi8weDkw IFtpOTE1XQo+IFsgICAgNC43NDA3OTldICBwY2lfZGV2aWNlX3Byb2JlKzB4OGIvMHhmMAo+IFsg ICAgNC43NDA4MTVdICBkcml2ZXJfcHJvYmVfZGV2aWNlKzB4MmI2LzB4NDUwCj4gWyAgICA0Ljc0 MDgyOF0gIF9fZHJpdmVyX2F0dGFjaCsweGRhLzB4ZTAKPiBbICAgIDQuNzQwODQxXSAgPyBkcml2 ZXJfcHJvYmVfZGV2aWNlKzB4NDUwLzB4NDUwCj4gWyAgICA0Ljc0MDg1M10gIGJ1c19mb3JfZWFj aF9kZXYrMHg1Yi8weDkwCj4gWyAgICA0Ljc0MDg2NV0gIGRyaXZlcl9hdHRhY2grMHgxOS8weDIw Cj4gWyAgICA0Ljc0MDg3OF0gIGJ1c19hZGRfZHJpdmVyKzB4MTY2LzB4MjYwCj4gWyAgICA0Ljc0 MDg5Ml0gIGRyaXZlcl9yZWdpc3RlcisweDViLzB4ZDAKPiBbICAgIDQuNzQwOTA2XSAgPyAweGZm ZmZmZmZmYTAxNjYwMDAKPiBbICAgIDQuNzQwOTIwXSAgX19wY2lfcmVnaXN0ZXJfZHJpdmVyKzB4 NDcvMHg1MAo+IFsgICAgNC43NDA5ODVdICBpOTE1X2luaXQrMHg1Yy8weDVlIFtpOTE1XQo+IFsg ICAgNC43NDA5OTldICBkb19vbmVfaW5pdGNhbGwrMHgzZS8weDE2MAo+IFsgICAgNC43NDEwMTVd ICA/IF9fdnVubWFwKzB4N2MvMHhjMAo+IFsgICAgNC43NDEwMjldICA/IGttZW1fY2FjaGVfYWxs b2MrMHhjZi8weDEyMAo+IFsgICAgNC43NDEwNDVdICBkb19pbml0X21vZHVsZSsweDU1LzB4MWM0 Cj4gWyAgICA0Ljc0MTA2MF0gIGxvYWRfbW9kdWxlKzB4MWYzZi8weDI1YjAKPiBbICAgIDQuNzQx MDczXSAgPyBfX3N5bWJvbF9wdXQrMHg0MC8weDQwCj4gWyAgICA0Ljc0MTA4Nl0gID8ga2VybmVs X3JlYWRfZmlsZSsweDEwMC8weDE5MAo+IFsgICAgNC43NDExMDBdICBTWVNDX2Zpbml0X21vZHVs ZSsweGJjLzB4ZjAKPiBbICAgIDQuNzQxMTEyXSAgU3lTX2Zpbml0X21vZHVsZSsweDkvMHgxMAo+ IFsgICAgNC43NDExMjVdICBlbnRyeV9TWVNDQUxMXzY0X2Zhc3RwYXRoKzB4MTcvMHg5OAo+IFsg ICAgNC43NDExMzVdIFJJUDogMDAzMzoweDdmODU1OWExNDBmOQo+IFsgICAgNC43NDExNDVdIFJT UDogMDAyYjowMDAwN2ZmZjc1MDlhM2U4IEVGTEFHUzogMDAwMDAyNDYgT1JJR19SQVg6IDAwMDAw MDAwMDAwMDAxMzkKPiBbICAgIDQuNzQxMTYxXSBSQVg6IGZmZmZmZmZmZmZmZmZmZGEgUkJYOiAw MDAwN2Y4NTVhYmEwMmQxIFJDWDogMDAwMDdmODU1OWExNDBmOQo+IFsgICAgNC43NDExNzJdIFJE WDogMDAwMDAwMDAwMDAwMDAwMCBSU0k6IDAwMDA1NWI2ZGIwOTE0ZjAgUkRJOiAwMDAwMDAwMDAw MDAwMDExCj4gWyAgICA0Ljc0MTE4M10gUkJQOiAwMDAwMDAwMDAwMDIwMDAwIFIwODogMDAwMDAw MDAwMDAwMDAwMCBSMDk6IDAwMDAwMDAwMDAwMDAwMGUKPiBbICAgIDQuNzQxMTkzXSBSMTA6IDAw MDAwMDAwMDAwMDAwMTEgUjExOiAwMDAwMDAwMDAwMDAwMjQ2IFIxMjogMDAwMDU1YjZkYjA4NTRk MAo+IFsgICAgNC43NDEyMDRdIFIxMzogMDAwMDU1YjZkYjA5MTE1MCBSMTQ6IDAwMDAwMDAwMDAw MDAwMDAgUjE1OiAwMDAwNTViNmRiMDM1OTI0Cj4gCj4gRml4ZXM6IDE5NjI1ZTg1YzZlYyAoImRy bS9pOTE1OiBFbmFibGUgcG9sbGluZyB3aGVuIHdlIGRvbid0IGhhdmUgaHBkIikKPiBCdWd6aWxs YTogaHR0cHM6Ly9idWdzLmZyZWVkZXNrdG9wLm9yZy9zaG93X2J1Zy5jZ2k/aWQ9OTc3OTgKPiBT dWdnZXN0ZWQtYnk6IFZpbGxlIFN5cmrDpGzDpCA8dmlsbGUuc3lyamFsYUBsaW51eC5pbnRlbC5j b20+Cj4gU2lnbmVkLW9mZi1ieTogQ2hyaXMgV2lsc29uIDxjaHJpc0BjaHJpcy13aWxzb24uY28u dWs+Cj4gQ2M6IEx5dWRlIDxjcGF1bEByZWRoYXQuY29tPgo+IENjOiBEYW5pZWwgVmV0dGVyIDxk YW5pZWwudmV0dGVyQGZmd2xsLmNoPgo+IENjOiBWaWxsZSBTeXJqw6Rsw6QgPHZpbGxlLnN5cmph bGFAbGludXguaW50ZWwuY29tPgo+IENjOiBIYW5zIGRlIEdvZWRlIDxqd3JkZWdvZWRlQGZlZG9y YXByb2plY3Qub3JnPgo+IENjOiBzdGFibGVAdmdlci5rZXJuZWwub3JnCj4gLS0tCj4gIGRyaXZl cnMvZ3B1L2RybS9pOTE1L2ludGVsX2hvdHBsdWcuYyB8IDExICsrKysrKy0tLS0tCj4gIDEgZmls ZSBjaGFuZ2VkLCA2IGluc2VydGlvbnMoKyksIDUgZGVsZXRpb25zKC0pCj4gCj4gZGlmZiAtLWdp dCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hvdHBsdWcuYyBiL2RyaXZlcnMvZ3B1L2Ry bS9pOTE1L2ludGVsX2hvdHBsdWcuYwo+IGluZGV4IDZhOWMxNjUwOGFiNS4uYmFkNGYxNDg1OGUz IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hvdHBsdWcuYwo+ICsr KyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX2hvdHBsdWcuYwo+IEBAIC0yMjQsNyArMjI0 LDcgQEAgc3RhdGljIHZvaWQgaW50ZWxfaHBkX2lycV9zdG9ybV9yZWVuYWJsZV93b3JrKHN0cnVj dCB3b3JrX3N0cnVjdCAqd29yaykKPiAgCQkJfQo+ICAJCX0KPiAgCX0KPiAtCWlmIChkZXZfcHJp di0+ZGlzcGxheS5ocGRfaXJxX3NldHVwKQo+ICsJaWYgKGRldl9wcml2LT5kaXNwbGF5X2lycXNf ZW5hYmxlZCAmJiBkZXZfcHJpdi0+ZGlzcGxheS5ocGRfaXJxX3NldHVwKQoKSSBkb24ndCB0aGlu ayB3ZSdyZSBzZXR0aW5nIGRpc3BsYXlfaXJxc19lbmFibGVkIG9uIGFueSBvdGhlciBwbGF0Zm9y bQp0aGFuIFZMVi9DSFYuIFNvIGVpdGhlciB3ZSBoYXZlIHRvIHB1c2ggdGhpcyBjaGVjayBkb3du IGludG8KaHBkX2lycV9zZXR1cCgpIG9yIGp1c3Qgc2V0IGRpc3BsYXlfaXJxc19lbmFibGU9dHJ1 ZSBzb21ld2hlcmUgZm9yIGFsbAp0aGUgb3RoZXIgcGxhdGZvcm1zLgoKPiAgCQlkZXZfcHJpdi0+ ZGlzcGxheS5ocGRfaXJxX3NldHVwKGRldl9wcml2KTsKPiAgCXNwaW5fdW5sb2NrX2lycSgmZGV2 X3ByaXYtPmlycV9sb2NrKTsKPiAgCj4gQEAgLTQzMCw3ICs0MzAsNyBAQCB2b2lkIGludGVsX2hw ZF9pcnFfaGFuZGxlcihzdHJ1Y3QgZHJtX2k5MTVfcHJpdmF0ZSAqZGV2X3ByaXYsCj4gIAkJfQo+ ICAJfQo+ICAKPiAtCWlmIChzdG9ybV9kZXRlY3RlZCkKPiArCWlmIChzdG9ybV9kZXRlY3RlZCAm JiBkZXZfcHJpdi0+ZGlzcGxheV9pcnFzX2VuYWJsZWQpCj4gIAkJZGV2X3ByaXYtPmRpc3BsYXku aHBkX2lycV9zZXR1cChkZXZfcHJpdik7Cj4gIAlzcGluX3VubG9jaygmZGV2X3ByaXYtPmlycV9s b2NrKTsKPiAgCj4gQEAgLTQ3NiwxMCArNDc2LDExIEBAIHZvaWQgaW50ZWxfaHBkX2luaXQoc3Ry dWN0IGRybV9pOTE1X3ByaXZhdGUgKmRldl9wcml2KQo+ICAJICogSW50ZXJydXB0IHNldHVwIGlz IGFscmVhZHkgZ3VhcmFudGVlZCB0byBiZSBzaW5nbGUtdGhyZWFkZWQsIHRoaXMgaXMKPiAgCSAq IGp1c3QgdG8gbWFrZSB0aGUgYXNzZXJ0X3NwaW5fbG9ja2VkIGNoZWNrcyBoYXBweS4KPiAgCSAq Lwo+IC0Jc3Bpbl9sb2NrX2lycSgmZGV2X3ByaXYtPmlycV9sb2NrKTsKPiAtCWlmIChkZXZfcHJp di0+ZGlzcGxheS5ocGRfaXJxX3NldHVwKQo+ICsJaWYgKGRldl9wcml2LT5kaXNwbGF5X2lycXNf ZW5hYmxlZCAmJiBkZXZfcHJpdi0+ZGlzcGxheS5ocGRfaXJxX3NldHVwKSB7Cj4gKwkJc3Bpbl9s b2NrX2lycSgmZGV2X3ByaXYtPmlycV9sb2NrKTsKPiAgCQlkZXZfcHJpdi0+ZGlzcGxheS5ocGRf aXJxX3NldHVwKGRldl9wcml2KTsKPiAtCXNwaW5fdW5sb2NrX2lycSgmZGV2X3ByaXYtPmlycV9s b2NrKTsKPiArCQlzcGluX3VubG9ja19pcnEoJmRldl9wcml2LT5pcnFfbG9jayk7Cj4gKwl9Cj4g IH0KPiAgCj4gIHN0YXRpYyB2b2lkIGk5MTVfaHBkX3BvbGxfaW5pdF93b3JrKHN0cnVjdCB3b3Jr X3N0cnVjdCAqd29yaykKPiAtLSAKPiAyLjExLjAKCi0tIApWaWxsZSBTeXJqw6Rsw6QKSW50ZWwg T1RDCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCkludGVs LWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9wLm9yZwpodHRwczov L2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVsLWdmeAo=