From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chuanxiao Dong <chuanxiao.dong@intel.com>
Subject: [PATCH] drm/i915/gvt: set ring buffer size to default
 for guc submission
Date: Thu, 16 Feb 2017 14:36:40 +0800
Message-ID: <20170216063639.GA17107@intel.com>
Reply-To: Chuanxiao Dong <chuanxiao.dong@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Content-Disposition: inline
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org, intel-gvt-dev@lists.freedesktop.org
List-Id: intel-gfx@lists.freedesktop.org

V2hlbiBub3QgdXNpbmcgR3VDIHN1Ym1pc3Npb24sIHRoZSByaW5nIGJ1ZmZlciBzaXplIGZvciBH
VlQgY29udGV4dCBpcwo1MTJLQiB3aGljaCBpcyB0aGUgbWF4IHNpemUuIFdoZW4gc3dpdGNoaW5n
IHRvIEd1QyBzdWJtaXNzaW9uLCB0aGUgcmluZwpidWZmZXIgc2l6ZSBpcyByZXF1aXJlZCB0byBi
ZSBsZXNzIHRoYW4gMTZLQi4gU28gdXNlIHRoZSBHVlQgY29udGV4dApkZWZhdWx0IHJpbmcgYnVm
ZmVyIHNpemUgaWYgR3VDIHN1Ym1pc3Npb24gaXMgZW5hYmxlZC4KClNpZ25lZC1vZmYtYnk6IENo
dWFueGlhbyBEb25nIDxjaHVhbnhpYW8uZG9uZ0BpbnRlbC5jb20+Ci0tLQogZHJpdmVycy9ncHUv
ZHJtL2k5MTUvaTkxNV9nZW1fY29udGV4dC5jIHwgMyArKy0KIDEgZmlsZSBjaGFuZ2VkLCAyIGlu
c2VydGlvbnMoKyksIDEgZGVsZXRpb24oLSkKCmRpZmYgLS1naXQgYS9kcml2ZXJzL2dwdS9kcm0v
aTkxNS9pOTE1X2dlbV9jb250ZXh0LmMgYi9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2dlbV9j
b250ZXh0LmMKaW5kZXggYzczYmYwMi4uMjZmMGI2NSAxMDA2NDQKLS0tIGEvZHJpdmVycy9ncHUv
ZHJtL2k5MTUvaTkxNV9nZW1fY29udGV4dC5jCisrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5
MTVfZ2VtX2NvbnRleHQuYwpAQCAtNDMxLDcgKzQzMSw4IEBAIGk5MTVfZ2VtX2NvbnRleHRfY3Jl
YXRlX2d2dChzdHJ1Y3QgZHJtX2RldmljZSAqZGV2KQogCWk5MTVfZ2VtX2NvbnRleHRfc2V0X2Ns
b3NlZChjdHgpOyAvKiBub3QgdXNlciBhY2Nlc3NpYmxlICovCiAJaTkxNV9nZW1fY29udGV4dF9j
bGVhcl9iYW5uYWJsZShjdHgpOwogCWk5MTVfZ2VtX2NvbnRleHRfc2V0X2ZvcmNlX3NpbmdsZV9z
dWJtaXNzaW9uKGN0eCk7Ci0JY3R4LT5yaW5nX3NpemUgPSA1MTIgKiBQQUdFX1NJWkU7IC8qIE1h
eCByaW5nIGJ1ZmZlciBzaXplICovCisJaWYgKCFpOTE1LmVuYWJsZV9ndWNfc3VibWlzc2lvbikK
KwkJY3R4LT5yaW5nX3NpemUgPSA1MTIgKiBQQUdFX1NJWkU7IC8qIE1heCByaW5nIGJ1ZmZlciBz
aXplICovCiAKIAlHRU1fQlVHX09OKGk5MTVfZ2VtX2NvbnRleHRfaXNfa2VybmVsKGN0eCkpOwog
b3V0OgotLSAKMi43LjQKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fX19fCkludGVsLWdmeCBtYWlsaW5nIGxpc3QKSW50ZWwtZ2Z4QGxpc3RzLmZyZWVkZXNrdG9w
Lm9yZwpodHRwczovL2xpc3RzLmZyZWVkZXNrdG9wLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2ludGVs
LWdmeAo=