* [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
@ 2017-11-21 18:49 Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 2/5] tools/intel_watermark: Refactor reg name stuff Ville Syrjala
` (8 more replies)
0 siblings, 9 replies; 12+ messages in thread
From: Ville Syrjala @ 2017-11-21 18:49 UTC (permalink / raw)
To: intel-gfx; +Cc: Dhinakaran Pandiyan
From: Ville Syrjälä <ville.syrjala@linux.intel.com>
Bump the snprintf() buffer size to 32 bytes to silence gcc.
intel_watermark.c:203:57: warning: ‘%c’ directive output may be truncated writing 1 byte into a region of size between 0 and 9 [-Wformat-truncation=]
snprintf(reg_name, sizeof(reg_name), "PLANE_WM_%1d_%c_%1d",
^~
intel_watermark.c:203:43: note: directive argument in the range [0, 8]
snprintf(reg_name, sizeof(reg_name), "PLANE_WM_%1d_%c_%1d",
^~~~~~~~~~~~~~~~~~~~~
etc.
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Reported-by: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
tools/intel_watermark.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
index c09772eea334..1d087b49f8c2 100644
--- a/tools/intel_watermark.c
+++ b/tools/intel_watermark.c
@@ -163,7 +163,7 @@ static void skl_wm_dump(void)
uint32_t wm_trans[num_pipes][max_planes];
uint32_t buf_cfg[num_pipes][max_planes];
uint32_t wm_linetime[num_pipes];
- char reg_name[20];
+ char reg_name[32];
intel_register_access_init(intel_get_pci_device(), 0, -1);
--
2.13.6
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [PATCH i-g-t 2/5] tools/intel_watermark: Refactor reg name stuff
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
@ 2017-11-21 18:49 ` Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 3/5] tools/intel_watermark: Clean up SKL plane names Ville Syrjala
` (7 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Ville Syrjala @ 2017-11-21 18:49 UTC (permalink / raw)
To: intel-gfx; +Cc: Dhinakaran Pandiyan
From: Ville Syrjälä <ville.syrjala@linux.intel.com>
Pull the code to generate the SKL register names
into small helper to declutter the main code.
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
tools/intel_watermark.c | 88 +++++++++++++++++++++++++++++++++++--------------
1 file changed, 63 insertions(+), 25 deletions(-)
diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
index 1d087b49f8c2..bb776fb3d532 100644
--- a/tools/intel_watermark.c
+++ b/tools/intel_watermark.c
@@ -152,6 +152,57 @@ static int skl_max_planes(uint32_t d)
return 4;
}
+static const char *skl_wm_linetime_reg_name(int pipe)
+{
+ static char reg_name[32];
+
+ snprintf(reg_name, sizeof(reg_name), "WM_LINETIME_%c",
+ pipe_name(pipe));
+
+ return reg_name;
+}
+
+static const char *skl_wm_reg_name(int pipe, int plane, int level)
+{
+ static char reg_name[32];
+
+ if (plane == 0)
+ snprintf(reg_name, sizeof(reg_name), "CUR_WM_%c_%1d",
+ pipe_name(pipe), level);
+ else
+ snprintf(reg_name, sizeof(reg_name), "PLANE_WM_%1d_%c_%1d",
+ plane, pipe_name(pipe), level);
+
+ return reg_name;
+}
+
+static const char *skl_wm_trans_reg_name(int pipe, int plane)
+{
+ static char reg_name[32];
+
+ if (plane == 0)
+ snprintf(reg_name, sizeof(reg_name), "CUR_WM_TRANS_%c",
+ pipe_name(pipe));
+ else
+ snprintf(reg_name, sizeof(reg_name), "PLANE_WM_TRANS_%1d_%c",
+ plane, pipe_name(pipe));
+ return reg_name;
+}
+
+static const char *skl_buf_cfg_reg_name(int pipe, int plane)
+{
+ static char reg_name[32];
+
+ if (plane == 0)
+ snprintf(reg_name, sizeof(reg_name), "CUR_BUF_CFG_%c",
+ pipe_name(pipe));
+ else
+ snprintf(reg_name, sizeof(reg_name), "PLANE_BUF_CFG_%1d_%c",
+ plane, pipe_name(pipe));
+
+ return reg_name;
+}
+
static void skl_wm_dump(void)
{
int pipe, plane, level;
@@ -163,7 +214,6 @@ static void skl_wm_dump(void)
uint32_t wm_trans[num_pipes][max_planes];
uint32_t buf_cfg[num_pipes][max_planes];
uint32_t wm_linetime[num_pipes];
- char reg_name[32];
intel_register_access_init(intel_get_pci_device(), 0, -1);
@@ -185,9 +235,9 @@ static void skl_wm_dump(void)
}
for (pipe = 0; pipe < num_pipes; pipe++) {
- snprintf(reg_name, sizeof(reg_name), "WM_LINETIME_%c",
- pipe_name(pipe));
- printf("%-18s 0x%08x\t", reg_name, wm_linetime[pipe]);
+ printf("%-18s 0x%08x\t",
+ skl_wm_linetime_reg_name(pipe),
+ wm_linetime[pipe]);
}
printf("\n\n");
@@ -196,14 +246,10 @@ static void skl_wm_dump(void)
for (pipe = 0; pipe < num_pipes; pipe++) {
if (plane >= skl_num_planes(devid, pipe))
break;
- if (plane == 0)
- snprintf(reg_name, sizeof(reg_name), "CUR_WM_%c_%1d",
- pipe_name(pipe), level);
- else
- snprintf(reg_name, sizeof(reg_name), "PLANE_WM_%1d_%c_%1d",
- plane, pipe_name(pipe), level);
- printf("%-18s 0x%08x\t" , reg_name, wm[level][pipe][plane]);
+ printf("%-18s 0x%08x\t" ,
+ skl_wm_reg_name(pipe, plane, level),
+ wm[level][pipe][plane]);
}
printf("\n");
}
@@ -214,14 +260,10 @@ static void skl_wm_dump(void)
for (pipe = 0; pipe < num_pipes; pipe++) {
if (plane >= skl_num_planes(devid, pipe))
break;
- if (plane == 0)
- snprintf(reg_name, sizeof(reg_name), "CUR_WM_TRANS_%c",
- pipe_name(pipe));
- else
- snprintf(reg_name, sizeof(reg_name), "PLANE_WM_TRANS_%1d_%c",
- plane, pipe_name(pipe));
- printf("%-18s 0x%08x\t", reg_name, wm_trans[pipe][plane]);
+ printf("%-18s 0x%08x\t",
+ skl_wm_trans_reg_name(pipe, plane),
+ wm_trans[pipe][plane]);
}
printf("\n");
}
@@ -231,14 +273,10 @@ static void skl_wm_dump(void)
for (pipe = 0; pipe < num_pipes; pipe++) {
if (plane >= skl_num_planes(devid, pipe))
break;
- if (plane == 0)
- snprintf(reg_name, sizeof(reg_name), "CUR_BUF_CFG_%c",
- pipe_name(pipe));
- else
- snprintf(reg_name, sizeof(reg_name), "PLANE_BUF_CFG_%1d_%c",
- plane, pipe_name(pipe));
- printf("%-18s 0x%08x\t", reg_name, buf_cfg[pipe][plane]);
+ printf("%-18s 0x%08x\t",
+ skl_buf_cfg_reg_name(pipe, plane),
+ buf_cfg[pipe][plane]);
}
printf("\n");
}
--
2.13.6
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [PATCH i-g-t 3/5] tools/intel_watermark: Clean up SKL plane names
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 2/5] tools/intel_watermark: Refactor reg name stuff Ville Syrjala
@ 2017-11-21 18:49 ` Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 4/5] tools/intel_watermark: Clean up formatting Ville Syrjala
` (6 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Ville Syrjala @ 2017-11-21 18:49 UTC (permalink / raw)
To: intel-gfx; +Cc: Dhinakaran Pandiyan
From: Ville Syrjälä <ville.syrjala@linux.intel.com>
Only print the plane name for planes that actually exist. Also
Also include the pipe in the plane name.
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
tools/intel_watermark.c | 19 ++++++++++++++++++-
1 file changed, 18 insertions(+), 1 deletion(-)
diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
index bb776fb3d532..a18b5c8e83c2 100644
--- a/tools/intel_watermark.c
+++ b/tools/intel_watermark.c
@@ -152,6 +152,19 @@ static int skl_max_planes(uint32_t d)
return 4;
}
+static const char *skl_plane_name(int pipe, int plane)
+{
+ static char name[32];
+
+ if (plane == 0)
+ snprintf(name, sizeof(name), "CURSOR");
+ else
+ snprintf(name, sizeof(name), "PLANE_%1d%c",
+ plane, pipe_name(pipe));
+
+ return name;
+}
+
static const char *skl_wm_linetime_reg_name(int pipe)
{
static char reg_name[32];
@@ -293,7 +306,11 @@ static void skl_wm_dump(void)
linetime = REG_DECODE1(wm_linetime[pipe], 0, 9);
printf("LINETIME: %d (%.3f usec)\n", linetime, linetime* 0.125f);
- printf("LEVEL CURSOR PLANE_1 PLANE_2 PLANE_3 PLANE_4\n");
+ printf("LEVEL");
+ for (plane = 0; plane < num_planes; plane++)
+ printf("%10s", skl_plane_name(pipe, plane));
+ printf("\n");
+
for (level = 0; level < num_levels; level++) {
printf("%5d ", level);
for (plane = 0; plane < num_planes; plane++) {
--
2.13.6
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [PATCH i-g-t 4/5] tools/intel_watermark: Clean up formatting
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 2/5] tools/intel_watermark: Refactor reg name stuff Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 3/5] tools/intel_watermark: Clean up SKL plane names Ville Syrjala
@ 2017-11-21 18:49 ` Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names Ville Syrjala
` (5 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Ville Syrjala @ 2017-11-21 18:49 UTC (permalink / raw)
To: intel-gfx; +Cc: Dhinakaran Pandiyan
From: Ville Syrjälä <ville.syrjala@linux.intel.com>
Align the comlums properly, and replace some of the whitespace
in the printf()s with properly sized fields.
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
tools/intel_watermark.c | 28 ++++++++++++++--------------
1 file changed, 14 insertions(+), 14 deletions(-)
diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
index a18b5c8e83c2..3c70f4ec54fb 100644
--- a/tools/intel_watermark.c
+++ b/tools/intel_watermark.c
@@ -312,54 +312,54 @@ static void skl_wm_dump(void)
printf("\n");
for (level = 0; level < num_levels; level++) {
- printf("%5d ", level);
+ printf("%5d", level);
for (plane = 0; plane < num_planes; plane++) {
blocks = REG_DECODE1(wm[level][pipe][plane], 0, 9);
lines = REG_DECODE1(wm[level][pipe][plane], 14, 5);
enable = REG_DECODE1(wm[level][pipe][plane], 31, 1);
- printf("%3d%c", blocks, endis_ast(enable));
+ printf("%5d%c", blocks, endis_ast(enable));
if (!REG_DECODE1(wm[level][pipe][plane], 30, 1))
- printf("(%2d) ", lines);
+ printf("(%2d)", lines);
else
- printf("(--) ");
+ printf("(--)");
}
printf("\n");
}
- printf("TRANS: ");
+ printf("TRANS");
for (plane = 0; plane < num_planes; plane++) {
blocks = REG_DECODE1(wm_trans[pipe][plane], 0, 9);
lines = REG_DECODE1(wm_trans[pipe][plane], 14, 5);
enable = REG_DECODE1(wm_trans[pipe][plane], 31, 1);
- printf("%3d%c", blocks, endis_ast(enable));
+ printf("%5d%c", blocks, endis_ast(enable));
if (!REG_DECODE1(wm_trans[pipe][plane], 30, 1))
- printf("(%2d) ", lines);
+ printf("(%2d)", lines);
else
- printf("(--) ");
+ printf("(--)");
}
printf("\nDDB allocation:");
- printf("\nstart ");
+ printf("\nstart");
for (plane = 0; plane < num_planes; plane++) {
start = REG_DECODE1(buf_cfg[pipe][plane], 0, 10);
- printf("%7d ", start);
+ printf("%10d", start);
}
- printf("\nend ");
+ printf("\n end");
for (plane = 0; plane < num_planes; plane++) {
end = REG_DECODE1(buf_cfg[pipe][plane], 16, 10);
- printf("%7d ", end);
+ printf("%10d", end);
}
- printf("\nsize ");
+ printf("\n size");
for (plane = 0; plane < num_planes; plane++) {
start = REG_DECODE1(buf_cfg[pipe][plane], 0, 10);
end = REG_DECODE1(buf_cfg[pipe][plane], 16, 10);
size = end - start + 1;
- printf("%7d ", (end == 0 && size == 1) ? 0 : size);
+ printf("%10d", (end == 0 && size == 1) ? 0 : size);
}
printf("\n\n\n");
--
2.13.6
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
` (2 preceding siblings ...)
2017-11-21 18:49 ` [PATCH i-g-t 4/5] tools/intel_watermark: Clean up formatting Ville Syrjala
@ 2017-11-21 18:49 ` Ville Syrjala
2017-11-22 23:44 ` Pandiyan, Dhinakaran
2017-11-21 19:45 ` [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Tvrtko Ursulin
` (4 subsequent siblings)
8 siblings, 1 reply; 12+ messages in thread
From: Ville Syrjala @ 2017-11-21 18:49 UTC (permalink / raw)
To: intel-gfx; +Cc: Dhinakaran Pandiyan
From: Ville Syrjälä <ville.syrjala@linux.intel.com>
I think the dump is a more legible when the register names
are right justified. That way the register name and its value
are right next to each other.
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
---
tools/intel_watermark.c | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
index 3c70f4ec54fb..308e351dcd2f 100644
--- a/tools/intel_watermark.c
+++ b/tools/intel_watermark.c
@@ -248,7 +248,7 @@ static void skl_wm_dump(void)
}
for (pipe = 0; pipe < num_pipes; pipe++) {
- printf("%-18s 0x%08x\t",
+ printf("%18s 0x%08x\t",
skl_wm_linetime_reg_name(pipe),
wm_linetime[pipe]);
}
@@ -260,7 +260,7 @@ static void skl_wm_dump(void)
if (plane >= skl_num_planes(devid, pipe))
break;
- printf("%-18s 0x%08x\t" ,
+ printf("%18s 0x%08x\t" ,
skl_wm_reg_name(pipe, plane, level),
wm[level][pipe][plane]);
}
@@ -274,7 +274,7 @@ static void skl_wm_dump(void)
if (plane >= skl_num_planes(devid, pipe))
break;
- printf("%-18s 0x%08x\t",
+ printf("%18s 0x%08x\t",
skl_wm_trans_reg_name(pipe, plane),
wm_trans[pipe][plane]);
}
@@ -287,7 +287,7 @@ static void skl_wm_dump(void)
if (plane >= skl_num_planes(devid, pipe))
break;
- printf("%-18s 0x%08x\t",
+ printf("%18s 0x%08x\t",
skl_buf_cfg_reg_name(pipe, plane),
buf_cfg[pipe][plane]);
}
--
2.13.6
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply related [flat|nested] 12+ messages in thread
* Re: [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
` (3 preceding siblings ...)
2017-11-21 18:49 ` [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names Ville Syrjala
@ 2017-11-21 19:45 ` Tvrtko Ursulin
2017-11-22 10:09 ` ✓ Fi.CI.BAT: success for series starting with [1/5] " Patchwork
` (3 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Tvrtko Ursulin @ 2017-11-21 19:45 UTC (permalink / raw)
To: Ville Syrjala, intel-gfx; +Cc: Dhinakaran Pandiyan
On 21/11/2017 18:49, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> Bump the snprintf() buffer size to 32 bytes to silence gcc.
>
> intel_watermark.c:203:57: warning: ‘%c’ directive output may be truncated writing 1 byte into a region of size between 0 and 9 [-Wformat-truncation=]
> snprintf(reg_name, sizeof(reg_name), "PLANE_WM_%1d_%c_%1d",
> ^~
> intel_watermark.c:203:43: note: directive argument in the range [0, 8]
> snprintf(reg_name, sizeof(reg_name), "PLANE_WM_%1d_%c_%1d",
> ^~~~~~~~~~~~~~~~~~~~~
> etc.
>
> Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
> Reported-by: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> tools/intel_watermark.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
> index c09772eea334..1d087b49f8c2 100644
> --- a/tools/intel_watermark.c
> +++ b/tools/intel_watermark.c
> @@ -163,7 +163,7 @@ static void skl_wm_dump(void)
> uint32_t wm_trans[num_pipes][max_planes];
> uint32_t buf_cfg[num_pipes][max_planes];
> uint32_t wm_linetime[num_pipes];
> - char reg_name[20];
> + char reg_name[32];
>
> intel_register_access_init(intel_get_pci_device(), 0, -1);
>
>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Tested-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Regards,
Tvrtko
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
* ✓ Fi.CI.BAT: success for series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
` (4 preceding siblings ...)
2017-11-21 19:45 ` [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Tvrtko Ursulin
@ 2017-11-22 10:09 ` Patchwork
2017-11-22 10:49 ` Patchwork
` (2 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Patchwork @ 2017-11-22 10:09 UTC (permalink / raw)
To: Ville Syrjälä; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
URL : https://patchwork.freedesktop.org/series/34187/
State : success
== Summary ==
IGT patchset tested on top of latest successful build
f8f6db9ced0061229018fa658cf1c80c56464686 tools/intel_watermark: Try not to dump nonexistent planes on SKL+
with latest DRM-Tip kernel build CI_DRM_3370
07a70d6dc297 drm-tip: 2017y-11m-21d-21h-46m-40s UTC integration manifest
Testlist changes:
+igt@core_auth@basic-auth
+igt@core_auth@many-magics
+igt@core_getclient
+igt@core_getstats
+igt@core_getversion
+igt@core_get_client_auth@master-drop
+igt@core_get_client_auth@simple
+igt@core_prop_blob@basic
+igt@core_prop_blob@blob-multiple
+igt@core_prop_blob@blob-prop-core
+igt@core_prop_blob@blob-prop-lifetime
+igt@core_prop_blob@blob-prop-validate
+igt@core_prop_blob@invalid-get-prop
+igt@core_prop_blob@invalid-get-prop-any
+igt@core_prop_blob@invalid-set-prop
+igt@core_prop_blob@invalid-set-prop-any
+igt@core_setmaster_vs_auth
+igt@debugfs_test@emon_crash
+igt@debugfs_test@read_all_entries
+igt@debugfs_test@read_all_entries_display_off
+igt@drm_import_export@flink
+igt@drm_import_export@import-close-race-flink
+igt@drm_import_export@import-close-race-prime
+igt@drm_import_export@prime
+igt@drm_read@empty-block
+igt@drm_read@empty-nonblock
+igt@drm_read@fault-buffer
+igt@drm_read@invalid-buffer
+igt@drm_read@short-buffer-block
+igt@drm_read@short-buffer-nonblock
+igt@drm_vma_limiter
+igt@drm_vma_limiter_cached
+igt@drm_vma_limiter_cpu
+igt@drm_vma_limiter_gtt
+igt@drv_getparams_basic@basic-eu-total
+igt@drv_getparams_basic@basic-subslice-total
+igt@drv_hangman@error-state-basic
+igt@drv_hangman@error-state-capture-blt
+igt@drv_hangman@error-state-capture-bsd1
+igt@drv_hangman@error-state-capture-bsd2
+igt@drv_hangman@error-state-capture-render
+igt@drv_hangman@error-state-capture-vebox
+igt@drv_hangman@error-state-sysfs-entry
+igt@drv_hangman@hangcheck-unterminated
+igt@drv_missed_irq
+igt@drv_module_reload@basic-no-display
+igt@drv_module_reload@basic-reload
+igt@drv_module_reload@basic-reload-inject
+igt@drv_suspend@debugfs-reader
+igt@drv_suspend@debugfs-reader-hibernate
+igt@drv_suspend@fence-restore-tiled2untiled
+igt@drv_suspend@fence-restore-tiled2untiled-hibernate
+igt@drv_suspend@fence-restore-untiled
+igt@drv_suspend@fence-restore-untiled-hibernate
+igt@drv_suspend@forcewake
+igt@drv_suspend@forcewake-hibernate
+igt@drv_suspend@sysfs-reader
+igt@drv_suspend@sysfs-reader-hibernate
+igt@gem_bad_reloc@negative-reloc-blt
+igt@gem_bad_reloc@negative-reloc-bltcopy
+igt@gem_bad_reloc@negative-reloc-bsd
+igt@gem_bad_reloc@negative-reloc-bsd1
+igt@gem_bad_reloc@negative-reloc-bsd2
+igt@gem_bad_reloc@negative-reloc-default
+igt@gem_bad_reloc@negative-reloc-lut-blt
+igt@gem_bad_reloc@negative-reloc-lut-bsd
+igt@gem_bad_reloc@negative-reloc-lut-bsd1
+igt@gem_bad_reloc@negative-reloc-lut-bsd2
+igt@gem_bad_reloc@negative-reloc-lut-default
+igt@gem_bad_reloc@negative-reloc-lut-render
+igt@gem_bad_reloc@negative-reloc-lut-vebox
+igt@gem_bad_reloc@negative-reloc-render
+igt@gem_bad_reloc@negative-reloc-vebox
+igt@gem_basic@bad-close
+igt@gem_basic@create-close
+igt@gem_basic@create-fd-close
+igt@gem_busy@basic-busy-default
+igt@gem_busy@basic-hang-default
+igt@gem_busy@busy-blt
+igt@gem_busy@busy-bsd
+igt@gem_busy@busy-bsd1
+igt@gem_busy@busy-bsd2
+igt@gem_busy@busy-render
+igt@gem_busy@busy-vebox
+igt@gem_busy@close-race
+igt@gem_busy@extended-blt
+igt@gem_busy@extended-bsd
+igt@gem_busy@extended-bsd1
+igt@gem_busy@extended-bsd2
+igt@gem_busy@extended-hang-blt
+igt@gem_busy@extended-hang-bsd
+igt@gem_busy@extended-hang-bsd1
+igt@gem_busy@extended-hang-bsd2
+igt@gem_busy@extended-hang-render
+igt@gem_busy@extended-hang-vebox
+igt@gem_busy@extended-parallel-blt
+igt@gem_busy@extended-parallel-bsd
+igt@gem_busy@extended-parallel-bsd1
+igt@gem_busy@extended-parallel-bsd2
+igt@gem_busy@extended-parallel-render
+igt@gem_busy@extended-parallel-vebox
+igt@gem_busy@extended-render
+igt@gem_busy@extended-semaphore-blt
+igt@gem_busy@extended-semaphore-bsd
+igt@gem_busy@extended-semaphore-bsd1
+igt@gem_busy@extended-semaphore-bsd2
+igt@gem_busy@extended-semaphore-render
+igt@gem_busy@extended-semaphore-vebox
+igt@gem_busy@extended-vebox
+igt@gem_busy@hang-blt
+igt@gem_busy@hang-bsd
+igt@gem_busy@hang-bsd1
+igt@gem_busy@hang-bsd2
+igt@gem_busy@hang-render
+igt@gem_busy@hang-vebox
+igt@gem_caching@reads
+igt@gem_caching@read-writes
+igt@gem_caching@writes
+igt@gem_close@basic
+igt@gem_close@many-handles-one-vma
+igt@gem_close_race@basic-process
+igt@gem_close_race@basic-threads
+igt@gem_close_race@gem-close-race
+igt@gem_close_race@process-exit
+igt@gem_concurrent_blit@1mib-full-cpu-blt-early-read
+igt@gem_concurrent_blit@1mib-full-cpu-blt-early-read-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-early-read-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-early-read-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-early-read-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-gpu-read-after-write
+igt@gem_concurrent_blit@1mib-full-cpu-blt-gpu-read-after-write-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-gpu-read-after-write-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-gpu-read-after-write-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-gpu-read-after-write-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-both
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-both-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-both-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-both-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-both-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-intermix-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-one
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-one-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-one-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-one-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-one-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-rev
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-rev-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-rev-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-rev-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-overwrite-source-rev-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-read-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck0
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck0-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck0-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck0-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck0-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck1
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck1-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck1-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck1-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheck1-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheckn
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheckn-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheckn-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheckn-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-sanitycheckn-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-blt-write-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-early-read
+igt@gem_concurrent_blit@1mib-full-cpu-render-early-read-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-early-read-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-early-read-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-early-read-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-gpu-read-after-write
+igt@gem_concurrent_blit@1mib-full-cpu-render-gpu-read-after-write-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-gpu-read-after-write-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-gpu-read-after-write-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-gpu-read-after-write-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-both
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-both-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-both-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-both-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-both-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-intermix-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-one
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-one-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-one-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-one-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-one-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-rev
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-rev-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-rev-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-rev-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-overwrite-source-rev-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-read-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck0
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck0-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck0-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck0-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck0-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck1
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck1-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck1-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck1-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheck1-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheckn
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheckn-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheckn-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheckn-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-sanitycheckn-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-bcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-rcs
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-cpu-render-write-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-early-read
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-early-read-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-early-read-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-early-read-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-early-read-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-gpu-read-after-write
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-gpu-read-after-write-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-gpu-read-after-write-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-gpu-read-after-write-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-gpu-read-after-write-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-bcs
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-bcs-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-bcs-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-both
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-both-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-both-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-both-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-both-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-rcs
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-rcs-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-rcs-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-intermix-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-one
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-one-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-one-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-one-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-one-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-bcs
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-rcs
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-rcs-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-rcs-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-read-rcs-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-rev
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-rev-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-rev-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-rev-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-overwrite-source-rev-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-bcs
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-bcs-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-bcs-child
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-bcs-forked
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-bcs-interruptible
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-rcs
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-read-read-rcs-bomb
+igt@gem_concurrent_blit@1mib-full-dmabuf-blt-
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_519/
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
* ✓ Fi.CI.BAT: success for series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
` (5 preceding siblings ...)
2017-11-22 10:09 ` ✓ Fi.CI.BAT: success for series starting with [1/5] " Patchwork
@ 2017-11-22 10:49 ` Patchwork
2017-11-22 11:55 ` ✗ Fi.CI.IGT: warning " Patchwork
2017-11-23 12:02 ` ✓ Fi.CI.BAT: success " Patchwork
8 siblings, 0 replies; 12+ messages in thread
From: Patchwork @ 2017-11-22 10:49 UTC (permalink / raw)
To: Ville Syrjälä; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
URL : https://patchwork.freedesktop.org/series/34187/
State : success
== Summary ==
IGT patchset tested on top of latest successful build
f8f6db9ced0061229018fa658cf1c80c56464686 tools/intel_watermark: Try not to dump nonexistent planes on SKL+
with latest DRM-Tip kernel build CI_DRM_3370
07a70d6dc297 drm-tip: 2017y-11m-21d-21h-46m-40s UTC integration manifest
No testlist changes.
Test gem_exec_reloc:
Subgroup basic-cpu-gtt-active:
pass -> FAIL (fi-gdg-551) fdo#102582 +1
Test kms_chamelium:
Subgroup dp-crc-fast:
dmesg-fail -> PASS (fi-kbl-7500u) fdo#103841
Test kms_pipe_crc_basic:
Subgroup suspend-read-crc-pipe-b:
pass -> INCOMPLETE (fi-snb-2520m) fdo#103713
fdo#102582 https://bugs.freedesktop.org/show_bug.cgi?id=102582
fdo#103841 https://bugs.freedesktop.org/show_bug.cgi?id=103841
fdo#103713 https://bugs.freedesktop.org/show_bug.cgi?id=103713
fi-bdw-5557u total:289 pass:268 dwarn:0 dfail:0 fail:0 skip:21 time:454s
fi-bdw-gvtdvm total:289 pass:265 dwarn:0 dfail:0 fail:0 skip:24 time:456s
fi-blb-e6850 total:289 pass:223 dwarn:1 dfail:0 fail:0 skip:65 time:384s
fi-bsw-n3050 total:289 pass:243 dwarn:0 dfail:0 fail:0 skip:46 time:538s
fi-bwr-2160 total:289 pass:183 dwarn:0 dfail:0 fail:0 skip:106 time:281s
fi-bxt-dsi total:289 pass:259 dwarn:0 dfail:0 fail:0 skip:30 time:505s
fi-bxt-j4205 total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:506s
fi-byt-j1900 total:289 pass:254 dwarn:0 dfail:0 fail:0 skip:35 time:504s
fi-byt-n2820 total:289 pass:250 dwarn:0 dfail:0 fail:0 skip:39 time:498s
fi-cfl-s2 total:289 pass:263 dwarn:0 dfail:0 fail:0 skip:26 time:607s
fi-elk-e7500 total:289 pass:229 dwarn:0 dfail:0 fail:0 skip:60 time:431s
fi-gdg-551 total:289 pass:176 dwarn:1 dfail:0 fail:3 skip:109 time:267s
fi-glk-1 total:289 pass:261 dwarn:0 dfail:0 fail:0 skip:28 time:548s
fi-hsw-4770 total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:431s
fi-hsw-4770r total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:439s
fi-ilk-650 total:289 pass:228 dwarn:0 dfail:0 fail:0 skip:61 time:433s
fi-ivb-3520m total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:487s
fi-ivb-3770 total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:469s
fi-kbl-7500u total:289 pass:264 dwarn:1 dfail:0 fail:0 skip:24 time:486s
fi-kbl-7560u total:289 pass:270 dwarn:0 dfail:0 fail:0 skip:19 time:535s
fi-kbl-7567u total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:481s
fi-kbl-r total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:535s
fi-pnv-d510 total:289 pass:222 dwarn:1 dfail:0 fail:0 skip:66 time:584s
fi-skl-6260u total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:454s
fi-skl-6600u total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:547s
fi-skl-6700hq total:289 pass:263 dwarn:0 dfail:0 fail:0 skip:26 time:571s
fi-skl-6700k total:289 pass:265 dwarn:0 dfail:0 fail:0 skip:24 time:520s
fi-skl-6770hq total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:500s
fi-skl-gvtdvm total:289 pass:266 dwarn:0 dfail:0 fail:0 skip:23 time:467s
fi-snb-2520m total:246 pass:212 dwarn:0 dfail:0 fail:0 skip:33
fi-snb-2600 total:289 pass:249 dwarn:0 dfail:0 fail:0 skip:40 time:427s
Blacklisted hosts:
fi-cnl-y total:289 pass:261 dwarn:1 dfail:0 fail:0 skip:27 time:545s
fi-glk-dsi total:289 pass:259 dwarn:0 dfail:0 fail:0 skip:30 time:505s
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_519/
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
* ✗ Fi.CI.IGT: warning for series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
` (6 preceding siblings ...)
2017-11-22 10:49 ` Patchwork
@ 2017-11-22 11:55 ` Patchwork
2017-11-23 12:02 ` ✓ Fi.CI.BAT: success " Patchwork
8 siblings, 0 replies; 12+ messages in thread
From: Patchwork @ 2017-11-22 11:55 UTC (permalink / raw)
To: Ville Syrjälä; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
URL : https://patchwork.freedesktop.org/series/34187/
State : warning
== Summary ==
Test kms_frontbuffer_tracking:
Subgroup fbc-1p-offscren-pri-shrfb-draw-blt:
fail -> PASS (shard-snb) fdo#101623 +1
Test kms_setmode:
Subgroup basic:
fail -> PASS (shard-hsw) fdo#99912
Test drv_module_reload:
Subgroup basic-no-display:
dmesg-warn -> PASS (shard-snb) fdo#102707
Test perf:
Subgroup invalid-oa-format-id:
pass -> SKIP (shard-hsw)
fdo#101623 https://bugs.freedesktop.org/show_bug.cgi?id=101623
fdo#99912 https://bugs.freedesktop.org/show_bug.cgi?id=99912
fdo#102707 https://bugs.freedesktop.org/show_bug.cgi?id=102707
shard-hsw total:2585 pass:1474 dwarn:1 dfail:1 fail:9 skip:1100 time:9542s
shard-snb total:2585 pass:1258 dwarn:1 dfail:1 fail:12 skip:1313 time:8077s
Blacklisted hosts:
shard-apl total:2565 pass:1606 dwarn:1 dfail:0 fail:21 skip:936 time:13115s
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_519/shards.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names
2017-11-21 18:49 ` [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names Ville Syrjala
@ 2017-11-22 23:44 ` Pandiyan, Dhinakaran
2017-11-29 14:31 ` Ville Syrjälä
0 siblings, 1 reply; 12+ messages in thread
From: Pandiyan, Dhinakaran @ 2017-11-22 23:44 UTC (permalink / raw)
To: ville.syrjala; +Cc: intel-gfx
Reviewed-by: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com> for the
series.
On Tue, 2017-11-21 at 20:49 +0200, Ville Syrjala wrote:
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
>
> I think the dump is a more legible when the register names
> are right justified. That way the register name and its value
> are right next to each other.
>
> Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
> Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> ---
> tools/intel_watermark.c | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
> index 3c70f4ec54fb..308e351dcd2f 100644
> --- a/tools/intel_watermark.c
> +++ b/tools/intel_watermark.c
> @@ -248,7 +248,7 @@ static void skl_wm_dump(void)
> }
>
> for (pipe = 0; pipe < num_pipes; pipe++) {
> - printf("%-18s 0x%08x\t",
> + printf("%18s 0x%08x\t",
> skl_wm_linetime_reg_name(pipe),
> wm_linetime[pipe]);
> }
> @@ -260,7 +260,7 @@ static void skl_wm_dump(void)
> if (plane >= skl_num_planes(devid, pipe))
> break;
>
> - printf("%-18s 0x%08x\t" ,
> + printf("%18s 0x%08x\t" ,
> skl_wm_reg_name(pipe, plane, level),
> wm[level][pipe][plane]);
> }
> @@ -274,7 +274,7 @@ static void skl_wm_dump(void)
> if (plane >= skl_num_planes(devid, pipe))
> break;
>
> - printf("%-18s 0x%08x\t",
> + printf("%18s 0x%08x\t",
> skl_wm_trans_reg_name(pipe, plane),
> wm_trans[pipe][plane]);
> }
> @@ -287,7 +287,7 @@ static void skl_wm_dump(void)
> if (plane >= skl_num_planes(devid, pipe))
> break;
>
> - printf("%-18s 0x%08x\t",
> + printf("%18s 0x%08x\t",
> skl_buf_cfg_reg_name(pipe, plane),
> buf_cfg[pipe][plane]);
> }
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
* ✓ Fi.CI.BAT: success for series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
` (7 preceding siblings ...)
2017-11-22 11:55 ` ✗ Fi.CI.IGT: warning " Patchwork
@ 2017-11-23 12:02 ` Patchwork
8 siblings, 0 replies; 12+ messages in thread
From: Patchwork @ 2017-11-23 12:02 UTC (permalink / raw)
To: Ville Syrjälä; +Cc: intel-gfx
== Series Details ==
Series: series starting with [1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings
URL : https://patchwork.freedesktop.org/series/34187/
State : success
== Summary ==
IGT patchset tested on top of latest successful build
8cf978bb55c312fb585364451c5aaf9f4ef9781a tests/perf_pmu: Make the invalid-init failure place more obvious
with latest DRM-Tip kernel build CI_DRM_3376
606231c4d581 drm-tip: 2017y-11m-23d-10h-35m-48s UTC integration manifest
No testlist changes.
Test kms_pipe_crc_basic:
Subgroup suspend-read-crc-pipe-b:
pass -> INCOMPLETE (fi-snb-2520m) fdo#103713
fdo#103713 https://bugs.freedesktop.org/show_bug.cgi?id=103713
fi-bdw-5557u total:289 pass:268 dwarn:0 dfail:0 fail:0 skip:21 time:451s
fi-bdw-gvtdvm total:289 pass:265 dwarn:0 dfail:0 fail:0 skip:24 time:462s
fi-blb-e6850 total:289 pass:223 dwarn:1 dfail:0 fail:0 skip:65 time:383s
fi-bsw-n3050 total:289 pass:243 dwarn:0 dfail:0 fail:0 skip:46 time:540s
fi-bwr-2160 total:289 pass:183 dwarn:0 dfail:0 fail:0 skip:106 time:280s
fi-bxt-dsi total:289 pass:259 dwarn:0 dfail:0 fail:0 skip:30 time:509s
fi-bxt-j4205 total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:521s
fi-byt-j1900 total:289 pass:254 dwarn:0 dfail:0 fail:0 skip:35 time:507s
fi-byt-n2820 total:289 pass:250 dwarn:0 dfail:0 fail:0 skip:39 time:498s
fi-cfl-s2 total:289 pass:263 dwarn:0 dfail:0 fail:0 skip:26 time:612s
fi-elk-e7500 total:289 pass:229 dwarn:0 dfail:0 fail:0 skip:60 time:433s
fi-gdg-551 total:289 pass:178 dwarn:1 dfail:0 fail:1 skip:109 time:270s
fi-glk-1 total:289 pass:261 dwarn:0 dfail:0 fail:0 skip:28 time:549s
fi-hsw-4770 total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:431s
fi-hsw-4770r total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:447s
fi-ilk-650 total:289 pass:228 dwarn:0 dfail:0 fail:0 skip:61 time:427s
fi-ivb-3520m total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:492s
fi-ivb-3770 total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:465s
fi-kbl-7500u total:289 pass:264 dwarn:1 dfail:0 fail:0 skip:24 time:485s
fi-kbl-7560u total:289 pass:270 dwarn:0 dfail:0 fail:0 skip:19 time:530s
fi-kbl-7567u total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:477s
fi-kbl-r total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:539s
fi-pnv-d510 total:289 pass:222 dwarn:1 dfail:0 fail:0 skip:66 time:582s
fi-skl-6260u total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:460s
fi-skl-6600u total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:552s
fi-skl-6700hq total:289 pass:263 dwarn:0 dfail:0 fail:0 skip:26 time:567s
fi-skl-6700k total:289 pass:265 dwarn:0 dfail:0 fail:0 skip:24 time:524s
fi-skl-6770hq total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:496s
fi-skl-gvtdvm total:289 pass:266 dwarn:0 dfail:0 fail:0 skip:23 time:457s
fi-snb-2520m total:246 pass:212 dwarn:0 dfail:0 fail:0 skip:33
fi-snb-2600 total:289 pass:249 dwarn:0 dfail:0 fail:0 skip:40 time:426s
Blacklisted hosts:
fi-cnl-y total:289 pass:261 dwarn:1 dfail:0 fail:0 skip:27 time:563s
fi-glk-dsi total:289 pass:259 dwarn:0 dfail:0 fail:0 skip:30 time:496s
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_524/
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
* Re: [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names
2017-11-22 23:44 ` Pandiyan, Dhinakaran
@ 2017-11-29 14:31 ` Ville Syrjälä
0 siblings, 0 replies; 12+ messages in thread
From: Ville Syrjälä @ 2017-11-29 14:31 UTC (permalink / raw)
To: Pandiyan, Dhinakaran; +Cc: intel-gfx
On Wed, Nov 22, 2017 at 11:44:32PM +0000, Pandiyan, Dhinakaran wrote:
> Reviewed-by: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com> for the
> series.
Series pushed. Thanks for the review.
>
>
> On Tue, 2017-11-21 at 20:49 +0200, Ville Syrjala wrote:
> > From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> >
> > I think the dump is a more legible when the register names
> > are right justified. That way the register name and its value
> > are right next to each other.
> >
> > Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
> > Cc: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
> > Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
> > ---
> > tools/intel_watermark.c | 8 ++++----
> > 1 file changed, 4 insertions(+), 4 deletions(-)
> >
> > diff --git a/tools/intel_watermark.c b/tools/intel_watermark.c
> > index 3c70f4ec54fb..308e351dcd2f 100644
> > --- a/tools/intel_watermark.c
> > +++ b/tools/intel_watermark.c
> > @@ -248,7 +248,7 @@ static void skl_wm_dump(void)
> > }
> >
> > for (pipe = 0; pipe < num_pipes; pipe++) {
> > - printf("%-18s 0x%08x\t",
> > + printf("%18s 0x%08x\t",
> > skl_wm_linetime_reg_name(pipe),
> > wm_linetime[pipe]);
> > }
> > @@ -260,7 +260,7 @@ static void skl_wm_dump(void)
> > if (plane >= skl_num_planes(devid, pipe))
> > break;
> >
> > - printf("%-18s 0x%08x\t" ,
> > + printf("%18s 0x%08x\t" ,
> > skl_wm_reg_name(pipe, plane, level),
> > wm[level][pipe][plane]);
> > }
> > @@ -274,7 +274,7 @@ static void skl_wm_dump(void)
> > if (plane >= skl_num_planes(devid, pipe))
> > break;
> >
> > - printf("%-18s 0x%08x\t",
> > + printf("%18s 0x%08x\t",
> > skl_wm_trans_reg_name(pipe, plane),
> > wm_trans[pipe][plane]);
> > }
> > @@ -287,7 +287,7 @@ static void skl_wm_dump(void)
> > if (plane >= skl_num_planes(devid, pipe))
> > break;
> >
> > - printf("%-18s 0x%08x\t",
> > + printf("%18s 0x%08x\t",
> > skl_buf_cfg_reg_name(pipe, plane),
> > buf_cfg[pipe][plane]);
> > }
--
Ville Syrjälä
Intel OTC
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
^ permalink raw reply [flat|nested] 12+ messages in thread
end of thread, other threads:[~2017-11-29 14:31 UTC | newest]
Thread overview: 12+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2017-11-21 18:49 [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 2/5] tools/intel_watermark: Refactor reg name stuff Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 3/5] tools/intel_watermark: Clean up SKL plane names Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 4/5] tools/intel_watermark: Clean up formatting Ville Syrjala
2017-11-21 18:49 ` [PATCH i-g-t 5/5] tools/intel_watermark: Right justify register names Ville Syrjala
2017-11-22 23:44 ` Pandiyan, Dhinakaran
2017-11-29 14:31 ` Ville Syrjälä
2017-11-21 19:45 ` [PATCH i-g-t 1/5] tools/intel_watermark: Silence gcc7 snprintf() warnings Tvrtko Ursulin
2017-11-22 10:09 ` ✓ Fi.CI.BAT: success for series starting with [1/5] " Patchwork
2017-11-22 10:49 ` Patchwork
2017-11-22 11:55 ` ✗ Fi.CI.IGT: warning " Patchwork
2017-11-23 12:02 ` ✓ Fi.CI.BAT: success " Patchwork
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.