From mboxrd@z Thu Jan 1 00:00:00 1970 From: Greg Kroah-Hartman Subject: [PATCH 4.4 06/74] x86/cpu/intel: Introduce macros for Intel family numbers Date: Mon, 29 Jan 2018 13:56:11 +0100 Message-ID: <20180129123847.801231798@linuxfoundation.org> References: <20180129123847.507563674@linuxfoundation.org> Mime-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Return-path: In-Reply-To: <20180129123847.507563674@linuxfoundation.org> Sender: stable-owner@vger.kernel.org To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Dave Hansen , Adrian Hunter , Andy Lutomirski , Andy Lutomirski , Borislav Petkov , Brian Gerst , Darren Hart , Dave Hansen , Denys Vlasenko , Doug Thompson , Eduardo Valentin , "H. Peter Anvin" , Jacob Pan , Kan Liang , Len Brown , Linus Torvalds , Mauro Carvalho Chehab , Peter Zijlstra List-Id: linux-acpi@vger.kernel.org 4.4-stable review patch. If anyone has any objections, please let me know. ------------------ From: Dave Hansen commit 970442c599b22ccd644ebfe94d1d303bf6f87c05 upstream. Problem: We have a boatload of open-coded family-6 model numbers. Half of them have these model numbers in hex and the other half in decimal. This makes grepping for them tons of fun, if you were to try. Solution: Consolidate all the magic numbers. Put all the definitions in one header. The names here are closely derived from the comments describing the models from arch/x86/events/intel/core.c. We could easily make them shorter by doing things like s/SANDYBRIDGE/SNB/, but they seemed fine even with the longer versions to me. Do not take any of these names too literally, like "DESKTOP" or "MOBILE". These are all colloquial names and not precise descriptions of everywhere a given model will show up. Signed-off-by: Dave Hansen Cc: Adrian Hunter Cc: Andy Lutomirski Cc: Andy Lutomirski Cc: Borislav Petkov Cc: Brian Gerst Cc: Darren Hart Cc: Dave Hansen Cc: Denys Vlasenko Cc: Doug Thompson Cc: Eduardo Valentin Cc: H. Peter Anvin Cc: Jacob Pan Cc: Kan Liang Cc: Len Brown Cc: Linus Torvalds Cc: Mauro Carvalho Chehab Cc: Peter Zijlstra Cc: Rafael J. Wysocki Cc: Rajneesh Bhardwaj Cc: Souvik Kumar Chakravarty Cc: Srinivas Pandruvada Cc: Stephane Eranian Cc: Thomas Gleixner Cc: Tony Luck Cc: Ulf Hansson Cc: Viresh Kumar Cc: Vishwanath Somayaji Cc: Zhang Rui Cc: jacob.jun.pan@intel.com Cc: linux-acpi@vger.kernel.org Cc: linux-edac@vger.kernel.org Cc: linux-mmc@vger.kernel.org Cc: linux-pm@vger.kernel.org Cc: platform-driver-x86@vger.kernel.org Link: http://lkml.kernel.org/r/20160603001927.F2A7D828@viggo.jf.intel.com Signed-off-by: Ingo Molnar Cc: Jiri Slaby Signed-off-by: Greg Kroah-Hartman --- arch/x86/include/asm/intel-family.h | 68 ++++++++++++++++++++++++++++++++++++ 1 file changed, 68 insertions(+) --- /dev/null +++ b/arch/x86/include/asm/intel-family.h @@ -0,0 +1,68 @@ +#ifndef _ASM_X86_INTEL_FAMILY_H +#define _ASM_X86_INTEL_FAMILY_H + +/* + * "Big Core" Processors (Branded as Core, Xeon, etc...) + * + * The "_X" parts are generally the EP and EX Xeons, or the + * "Extreme" ones, like Broadwell-E. + * + * Things ending in "2" are usually because we have no better + * name for them. There's no processor called "WESTMERE2". + */ + +#define INTEL_FAM6_CORE_YONAH 0x0E +#define INTEL_FAM6_CORE2_MEROM 0x0F +#define INTEL_FAM6_CORE2_MEROM_L 0x16 +#define INTEL_FAM6_CORE2_PENRYN 0x17 +#define INTEL_FAM6_CORE2_DUNNINGTON 0x1D + +#define INTEL_FAM6_NEHALEM 0x1E +#define INTEL_FAM6_NEHALEM_EP 0x1A +#define INTEL_FAM6_NEHALEM_EX 0x2E +#define INTEL_FAM6_WESTMERE 0x25 +#define INTEL_FAM6_WESTMERE2 0x1F +#define INTEL_FAM6_WESTMERE_EP 0x2C +#define INTEL_FAM6_WESTMERE_EX 0x2F + +#define INTEL_FAM6_SANDYBRIDGE 0x2A +#define INTEL_FAM6_SANDYBRIDGE_X 0x2D +#define INTEL_FAM6_IVYBRIDGE 0x3A +#define INTEL_FAM6_IVYBRIDGE_X 0x3E + +#define INTEL_FAM6_HASWELL_CORE 0x3C +#define INTEL_FAM6_HASWELL_X 0x3F +#define INTEL_FAM6_HASWELL_ULT 0x45 +#define INTEL_FAM6_HASWELL_GT3E 0x46 + +#define INTEL_FAM6_BROADWELL_CORE 0x3D +#define INTEL_FAM6_BROADWELL_XEON_D 0x56 +#define INTEL_FAM6_BROADWELL_GT3E 0x47 +#define INTEL_FAM6_BROADWELL_X 0x4F + +#define INTEL_FAM6_SKYLAKE_MOBILE 0x4E +#define INTEL_FAM6_SKYLAKE_DESKTOP 0x5E +#define INTEL_FAM6_SKYLAKE_X 0x55 +#define INTEL_FAM6_KABYLAKE_MOBILE 0x8E +#define INTEL_FAM6_KABYLAKE_DESKTOP 0x9E + +/* "Small Core" Processors (Atom) */ + +#define INTEL_FAM6_ATOM_PINEVIEW 0x1C +#define INTEL_FAM6_ATOM_LINCROFT 0x26 +#define INTEL_FAM6_ATOM_PENWELL 0x27 +#define INTEL_FAM6_ATOM_CLOVERVIEW 0x35 +#define INTEL_FAM6_ATOM_CEDARVIEW 0x36 +#define INTEL_FAM6_ATOM_SILVERMONT1 0x37 /* BayTrail/BYT / Valleyview */ +#define INTEL_FAM6_ATOM_SILVERMONT2 0x4D /* Avaton/Rangely */ +#define INTEL_FAM6_ATOM_AIRMONT 0x4C /* CherryTrail / Braswell */ +#define INTEL_FAM6_ATOM_MERRIFIELD1 0x4A /* Tangier */ +#define INTEL_FAM6_ATOM_MERRIFIELD2 0x5A /* Annidale */ +#define INTEL_FAM6_ATOM_GOLDMONT 0x5C +#define INTEL_FAM6_ATOM_DENVERTON 0x5F /* Goldmont Microserver */ + +/* Xeon Phi */ + +#define INTEL_FAM6_XEON_PHI_KNL 0x57 /* Knights Landing */ + +#endif /* _ASM_X86_INTEL_FAMILY_H */ From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Cyrus-Session-Id: sloti22d1t05-3114829-1517230947-2-5263318635729013919 X-Sieve: CMU Sieve 3.0 X-Spam-known-sender: no X-Spam-score: 0.0 X-Spam-hits: BAYES_00 -1.9, HEADER_FROM_DIFFERENT_DOMAINS 0.001, ME_NOAUTH 0.01, RCVD_IN_DNSWL_HI -5, T_RP_MATCHES_RCVD -0.01, LANGUAGES en, BAYES_USED global, SA_VERSION 3.4.0 X-Spam-source: IP='209.132.180.67', Host='vger.kernel.org', Country='US', FromHeader='org', MailFrom='org' X-Spam-charsets: plain='UTF-8' X-Resolved-to: greg@kroah.com X-Delivered-to: greg@kroah.com X-Mail-from: stable-owner@vger.kernel.org ARC-Seal: i=1; a=rsa-sha256; cv=none; d=messagingengine.com; s=arctest; t=1517230946; b=CgB64cIglMj6FAhqEDbq6TpOReSCTYZqWVuAuGMd6wd9Fhn jcmjPoPomcRmyrekuN8TuWArfCr9iF5AKX6mPvcDvfTW7axq/hVYCs3M91yeil5a ICqX1wYdLSj4M5h6x8Wg25WTzQLGkrMzRNSGd8uVdnVPGFH+yn3iNRa2JZIRW78k k1xF1WT+6udJnDSHxqmpmFQQxQHbub+j4vHjIDP+0cm0NpMbi+WWzbuM+0edh6iR MBi1F992Z3BFtDLcGEJ8lrBeoQMOJiwqSBTZm4dwbqkFma7Ky7QRZk/n/a0vPgN0 3Qfz+b55zOQ2Cniy7u6WzOiA06igyb5FTUqPmpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender :list-id; s=arctest; t=1517230946; bh=xPAu99EGEzQ5uRGWyVw1jq/Dw2 lZpFc08zF+iw5kobE=; b=vVKUgVgAA37g9JhnSzKIexiZFWRxpf7CMlMxKMoC3t nNmnFOGqM1U6IcVNZ0psODJpZinUm7ek40GzyvYqLV4zx3u5f78SEg0BspXuz8tc 3vVR5YE2uGFEwtbabMptWbVRfC64ql8QmO3EY4sXwB1MLqKlbsRFDLkC2T7yAliN Mpg96a02eBORcR/6qdoH7xCG9U5yP5oFm0IsEbUD8kksq5ehkcvPfispiOozB6iC yQAECZ68qlxwTW59iEAk44rTJc2Ried2vjUT2G0Dy66c2t9Lro/RJ5euhTSt6wfz 1i9If1kNCHsUAG/+pfrl3/1NwCW4+ODbqBuXPjtPoiEQ== ARC-Authentication-Results: i=1; mx6.messagingengine.com; arc=none (no signatures found); dkim=none (no signatures found); dmarc=none (p=none,has-list-id=yes,d=none) header.from=linuxfoundation.org; iprev=pass policy.iprev=209.132.180.67 (vger.kernel.org); spf=none smtp.mailfrom=stable-owner@vger.kernel.org smtp.helo=vger.kernel.org; x-aligned-from=fail; x-ptr=pass x-ptr-helo=vger.kernel.org x-ptr-lookup=vger.kernel.org; x-return-mx=pass smtp.domain=vger.kernel.org smtp.result=pass smtp_org.domain=kernel.org smtp_org.result=pass smtp_is_org_domain=no header.domain=linuxfoundation.org header.result=pass header_is_org_domain=yes Authentication-Results: mx6.messagingengine.com; arc=none (no signatures found); dkim=none (no signatures found); dmarc=none (p=none,has-list-id=yes,d=none) header.from=linuxfoundation.org; iprev=pass policy.iprev=209.132.180.67 (vger.kernel.org); spf=none smtp.mailfrom=stable-owner@vger.kernel.org smtp.helo=vger.kernel.org; x-aligned-from=fail; x-ptr=pass x-ptr-helo=vger.kernel.org x-ptr-lookup=vger.kernel.org; x-return-mx=pass smtp.domain=vger.kernel.org smtp.result=pass smtp_org.domain=kernel.org smtp_org.result=pass smtp_is_org_domain=no header.domain=linuxfoundation.org header.result=pass header_is_org_domain=yes Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751896AbeA2NCX (ORCPT ); Mon, 29 Jan 2018 08:02:23 -0500 Received: from mail.linuxfoundation.org ([140.211.169.12]:42194 "EHLO mail.linuxfoundation.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751599AbeA2NCR (ORCPT ); Mon, 29 Jan 2018 08:02:17 -0500 From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Dave Hansen , Adrian Hunter , Andy Lutomirski , Andy Lutomirski , Borislav Petkov , Brian Gerst , Darren Hart , Dave Hansen , Denys Vlasenko , Doug Thompson , Eduardo Valentin , "H. Peter Anvin" , Jacob Pan , Kan Liang , Len Brown , Linus Torvalds , Mauro Carvalho Chehab , Peter Zijlstra , "Rafael J. Wysocki" , Rajneesh Bhardwaj , Souvik Kumar Chakravarty , Srinivas Pandruvada , Stephane Eranian , Thomas Gleixner , Tony Luck , Ulf Hansson , Viresh Kumar , Vishwanath Somayaji , Zhang Rui , jacob.jun.pan@intel.com, linux-acpi@vger.kernel.org, linux-edac@vger.kernel.org, linux-mmc@vger.kernel.org, linux-pm@vger.kernel.org, platform-driver-x86@vger.kernel.org, Ingo Molnar , Jiri Slaby Subject: [PATCH 4.4 06/74] x86/cpu/intel: Introduce macros for Intel family numbers Date: Mon, 29 Jan 2018 13:56:11 +0100 Message-Id: <20180129123847.801231798@linuxfoundation.org> X-Mailer: git-send-email 2.16.1 In-Reply-To: <20180129123847.507563674@linuxfoundation.org> References: <20180129123847.507563674@linuxfoundation.org> User-Agent: quilt/0.65 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Sender: stable-owner@vger.kernel.org X-Mailing-List: stable@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-Mailing-List: linux-kernel@vger.kernel.org List-ID: 4.4-stable review patch. If anyone has any objections, please let me know. ------------------ From: Dave Hansen commit 970442c599b22ccd644ebfe94d1d303bf6f87c05 upstream. Problem: We have a boatload of open-coded family-6 model numbers. Half of them have these model numbers in hex and the other half in decimal. This makes grepping for them tons of fun, if you were to try. Solution: Consolidate all the magic numbers. Put all the definitions in one header. The names here are closely derived from the comments describing the models from arch/x86/events/intel/core.c. We could easily make them shorter by doing things like s/SANDYBRIDGE/SNB/, but they seemed fine even with the longer versions to me. Do not take any of these names too literally, like "DESKTOP" or "MOBILE". These are all colloquial names and not precise descriptions of everywhere a given model will show up. Signed-off-by: Dave Hansen Cc: Adrian Hunter Cc: Andy Lutomirski Cc: Andy Lutomirski Cc: Borislav Petkov Cc: Brian Gerst Cc: Darren Hart Cc: Dave Hansen Cc: Denys Vlasenko Cc: Doug Thompson Cc: Eduardo Valentin Cc: H. Peter Anvin Cc: Jacob Pan Cc: Kan Liang Cc: Len Brown Cc: Linus Torvalds Cc: Mauro Carvalho Chehab Cc: Peter Zijlstra Cc: Rafael J. Wysocki Cc: Rajneesh Bhardwaj Cc: Souvik Kumar Chakravarty Cc: Srinivas Pandruvada Cc: Stephane Eranian Cc: Thomas Gleixner Cc: Tony Luck Cc: Ulf Hansson Cc: Viresh Kumar Cc: Vishwanath Somayaji Cc: Zhang Rui Cc: jacob.jun.pan@intel.com Cc: linux-acpi@vger.kernel.org Cc: linux-edac@vger.kernel.org Cc: linux-mmc@vger.kernel.org Cc: linux-pm@vger.kernel.org Cc: platform-driver-x86@vger.kernel.org Link: http://lkml.kernel.org/r/20160603001927.F2A7D828@viggo.jf.intel.com Signed-off-by: Ingo Molnar Cc: Jiri Slaby Signed-off-by: Greg Kroah-Hartman --- arch/x86/include/asm/intel-family.h | 68 ++++++++++++++++++++++++++++++++++++ 1 file changed, 68 insertions(+) --- /dev/null +++ b/arch/x86/include/asm/intel-family.h @@ -0,0 +1,68 @@ +#ifndef _ASM_X86_INTEL_FAMILY_H +#define _ASM_X86_INTEL_FAMILY_H + +/* + * "Big Core" Processors (Branded as Core, Xeon, etc...) + * + * The "_X" parts are generally the EP and EX Xeons, or the + * "Extreme" ones, like Broadwell-E. + * + * Things ending in "2" are usually because we have no better + * name for them. There's no processor called "WESTMERE2". + */ + +#define INTEL_FAM6_CORE_YONAH 0x0E +#define INTEL_FAM6_CORE2_MEROM 0x0F +#define INTEL_FAM6_CORE2_MEROM_L 0x16 +#define INTEL_FAM6_CORE2_PENRYN 0x17 +#define INTEL_FAM6_CORE2_DUNNINGTON 0x1D + +#define INTEL_FAM6_NEHALEM 0x1E +#define INTEL_FAM6_NEHALEM_EP 0x1A +#define INTEL_FAM6_NEHALEM_EX 0x2E +#define INTEL_FAM6_WESTMERE 0x25 +#define INTEL_FAM6_WESTMERE2 0x1F +#define INTEL_FAM6_WESTMERE_EP 0x2C +#define INTEL_FAM6_WESTMERE_EX 0x2F + +#define INTEL_FAM6_SANDYBRIDGE 0x2A +#define INTEL_FAM6_SANDYBRIDGE_X 0x2D +#define INTEL_FAM6_IVYBRIDGE 0x3A +#define INTEL_FAM6_IVYBRIDGE_X 0x3E + +#define INTEL_FAM6_HASWELL_CORE 0x3C +#define INTEL_FAM6_HASWELL_X 0x3F +#define INTEL_FAM6_HASWELL_ULT 0x45 +#define INTEL_FAM6_HASWELL_GT3E 0x46 + +#define INTEL_FAM6_BROADWELL_CORE 0x3D +#define INTEL_FAM6_BROADWELL_XEON_D 0x56 +#define INTEL_FAM6_BROADWELL_GT3E 0x47 +#define INTEL_FAM6_BROADWELL_X 0x4F + +#define INTEL_FAM6_SKYLAKE_MOBILE 0x4E +#define INTEL_FAM6_SKYLAKE_DESKTOP 0x5E +#define INTEL_FAM6_SKYLAKE_X 0x55 +#define INTEL_FAM6_KABYLAKE_MOBILE 0x8E +#define INTEL_FAM6_KABYLAKE_DESKTOP 0x9E + +/* "Small Core" Processors (Atom) */ + +#define INTEL_FAM6_ATOM_PINEVIEW 0x1C +#define INTEL_FAM6_ATOM_LINCROFT 0x26 +#define INTEL_FAM6_ATOM_PENWELL 0x27 +#define INTEL_FAM6_ATOM_CLOVERVIEW 0x35 +#define INTEL_FAM6_ATOM_CEDARVIEW 0x36 +#define INTEL_FAM6_ATOM_SILVERMONT1 0x37 /* BayTrail/BYT / Valleyview */ +#define INTEL_FAM6_ATOM_SILVERMONT2 0x4D /* Avaton/Rangely */ +#define INTEL_FAM6_ATOM_AIRMONT 0x4C /* CherryTrail / Braswell */ +#define INTEL_FAM6_ATOM_MERRIFIELD1 0x4A /* Tangier */ +#define INTEL_FAM6_ATOM_MERRIFIELD2 0x5A /* Annidale */ +#define INTEL_FAM6_ATOM_GOLDMONT 0x5C +#define INTEL_FAM6_ATOM_DENVERTON 0x5F /* Goldmont Microserver */ + +/* Xeon Phi */ + +#define INTEL_FAM6_XEON_PHI_KNL 0x57 /* Knights Landing */ + +#endif /* _ASM_X86_INTEL_FAMILY_H */ From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [4.4,06/74] x86/cpu/intel: Introduce macros for Intel family numbers From: Greg Kroah-Hartman Message-Id: <20180129123847.801231798@linuxfoundation.org> Date: Mon, 29 Jan 2018 13:56:11 +0100 To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Dave Hansen , Adrian Hunter , Andy Lutomirski , Andy Lutomirski , Borislav Petkov , Brian Gerst , Darren Hart , Dave Hansen , Denys Vlasenko , Doug Thompson , Eduardo Valentin , "H. Peter Anvin" , Jacob Pan , Kan Liang , Len Brown , Linus Torvalds , Mauro Carvalho Chehab , Peter Zijlstra , "Rafael J. Wysocki" , Rajneesh Bhardwaj , Souvik Kumar Chakravarty , Srinivas Pandruvada , Stephane Eranian , Thomas Gleixner , Tony Luck , Ulf Hansson , Viresh Kumar , Vishwanath Somayaji , Zhang Rui , jacob.jun.pan@intel.com, linux-acpi@vger.kernel.org, linux-edac@vger.kernel.org, linux-mmc@vger.kernel.org, linux-pm@vger.kernel.org, platform-driver-x86@vger.kernel.org, Ingo Molnar , Jiri Slaby List-ID: NC40LXN0YWJsZSByZXZpZXcgcGF0Y2guICBJZiBhbnlvbmUgaGFzIGFueSBvYmplY3Rpb25zLCBw bGVhc2UgbGV0IG1lIGtub3cuCgotLS0tLS0tLS0tLS0tLS0tLS0KCkZyb206IERhdmUgSGFuc2Vu IDxkYXZlQHNyNzEubmV0PgoKY29tbWl0IDk3MDQ0MmM1OTliMjJjY2Q2NDRlYmZlOTRkMWQzMDNi ZjZmODdjMDUgdXBzdHJlYW0uCgpQcm9ibGVtOgoKV2UgaGF2ZSBhIGJvYXRsb2FkIG9mIG9wZW4t Y29kZWQgZmFtaWx5LTYgbW9kZWwgbnVtYmVycy4gIEhhbGYgb2YKdGhlbSBoYXZlIHRoZXNlIG1v ZGVsIG51bWJlcnMgaW4gaGV4IGFuZCB0aGUgb3RoZXIgaGFsZiBpbgpkZWNpbWFsLiAgVGhpcyBt YWtlcyBncmVwcGluZyBmb3IgdGhlbSB0b25zIG9mIGZ1biwgaWYgeW91IHdlcmUKdG8gdHJ5LgoK U29sdXRpb246CgpDb25zb2xpZGF0ZSBhbGwgdGhlIG1hZ2ljIG51bWJlcnMuICBQdXQgYWxsIHRo ZSBkZWZpbml0aW9ucyBpbgpvbmUgaGVhZGVyLgoKVGhlIG5hbWVzIGhlcmUgYXJlIGNsb3NlbHkg ZGVyaXZlZCBmcm9tIHRoZSBjb21tZW50cyBkZXNjcmliaW5nCnRoZSBtb2RlbHMgZnJvbSBhcmNo L3g4Ni9ldmVudHMvaW50ZWwvY29yZS5jLiAgV2UgY291bGQgZWFzaWx5Cm1ha2UgdGhlbSBzaG9y dGVyIGJ5IGRvaW5nIHRoaW5ncyBsaWtlIHMvU0FORFlCUklER0UvU05CLywgYnV0CnRoZXkgc2Vl bWVkIGZpbmUgZXZlbiB3aXRoIHRoZSBsb25nZXIgdmVyc2lvbnMgdG8gbWUuCgpEbyBub3QgdGFr ZSBhbnkgb2YgdGhlc2UgbmFtZXMgdG9vIGxpdGVyYWxseSwgbGlrZSAiREVTS1RPUCIKb3IgIk1P QklMRSIuICBUaGVzZSBhcmUgYWxsIGNvbGxvcXVpYWwgbmFtZXMgYW5kIG5vdCBwcmVjaXNlCmRl c2NyaXB0aW9ucyBvZiBldmVyeXdoZXJlIGEgZ2l2ZW4gbW9kZWwgd2lsbCBzaG93IHVwLgoKU2ln bmVkLW9mZi1ieTogRGF2ZSBIYW5zZW4gPGRhdmUuaGFuc2VuQGxpbnV4LmludGVsLmNvbT4KQ2M6 IEFkcmlhbiBIdW50ZXIgPGFkcmlhbi5odW50ZXJAaW50ZWwuY29tPgpDYzogQW5keSBMdXRvbWly c2tpIDxsdXRvQGFtYWNhcGl0YWwubmV0PgpDYzogQW5keSBMdXRvbWlyc2tpIDxsdXRvQGtlcm5l bC5vcmc+CkNjOiBCb3Jpc2xhdiBQZXRrb3YgPGJwQGFsaWVuOC5kZT4KQ2M6IEJyaWFuIEdlcnN0 IDxicmdlcnN0QGdtYWlsLmNvbT4KQ2M6IERhcnJlbiBIYXJ0IDxkdmhhcnRAaW5mcmFkZWFkLm9y Zz4KQ2M6IERhdmUgSGFuc2VuIDxkYXZlQHNyNzEubmV0PgpDYzogRGVueXMgVmxhc2Vua28gPGR2 bGFzZW5rQHJlZGhhdC5jb20+CkNjOiBEb3VnIFRob21wc29uIDxkb3VndGhvbXBzb25AeG1pc3Np b24uY29tPgpDYzogRWR1YXJkbyBWYWxlbnRpbiA8ZWR1YmV6dmFsQGdtYWlsLmNvbT4KQ2M6IEgu IFBldGVyIEFudmluIDxocGFAenl0b3IuY29tPgpDYzogSmFjb2IgUGFuIDxqYWNvYi5qdW4ucGFu QGxpbnV4LmludGVsLmNvbT4KQ2M6IEthbiBMaWFuZyA8a2FuLmxpYW5nQGludGVsLmNvbT4KQ2M6 IExlbiBCcm93biA8bGVuYkBrZXJuZWwub3JnPgpDYzogTGludXMgVG9ydmFsZHMgPHRvcnZhbGRz QGxpbnV4LWZvdW5kYXRpb24ub3JnPgpDYzogTWF1cm8gQ2FydmFsaG8gQ2hlaGFiIDxtY2hlaGFi QG9zZy5zYW1zdW5nLmNvbT4KQ2M6IFBldGVyIFppamxzdHJhIDxwZXRlcnpAaW5mcmFkZWFkLm9y Zz4KQ2M6IFJhZmFlbCBKLiBXeXNvY2tpIDxyYWZhZWwuai53eXNvY2tpQGludGVsLmNvbT4KQ2M6 IFJham5lZXNoIEJoYXJkd2FqIDxyYWpuZWVzaC5iaGFyZHdhakBpbnRlbC5jb20+CkNjOiBTb3V2 aWsgS3VtYXIgQ2hha3JhdmFydHkgPHNvdXZpay5rLmNoYWtyYXZhcnR5QGludGVsLmNvbT4KQ2M6 IFNyaW5pdmFzIFBhbmRydXZhZGEgPHNyaW5pdmFzLnBhbmRydXZhZGFAbGludXguaW50ZWwuY29t PgpDYzogU3RlcGhhbmUgRXJhbmlhbiA8ZXJhbmlhbkBnb29nbGUuY29tPgpDYzogVGhvbWFzIEds ZWl4bmVyIDx0Z2x4QGxpbnV0cm9uaXguZGU+CkNjOiBUb255IEx1Y2sgPHRvbnkubHVja0BpbnRl bC5jb20+CkNjOiBVbGYgSGFuc3NvbiA8dWxmLmhhbnNzb25AbGluYXJvLm9yZz4KQ2M6IFZpcmVz aCBLdW1hciA8dmlyZXNoLmt1bWFyQGxpbmFyby5vcmc+CkNjOiBWaXNod2FuYXRoIFNvbWF5YWpp IDx2aXNod2FuYXRoLnNvbWF5YWppQGludGVsLmNvbT4KQ2M6IFpoYW5nIFJ1aSA8cnVpLnpoYW5n QGludGVsLmNvbT4KQ2M6IGphY29iLmp1bi5wYW5AaW50ZWwuY29tCkNjOiBsaW51eC1hY3BpQHZn ZXIua2VybmVsLm9yZwpDYzogbGludXgtZWRhY0B2Z2VyLmtlcm5lbC5vcmcKQ2M6IGxpbnV4LW1t Y0B2Z2VyLmtlcm5lbC5vcmcKQ2M6IGxpbnV4LXBtQHZnZXIua2VybmVsLm9yZwpDYzogcGxhdGZv cm0tZHJpdmVyLXg4NkB2Z2VyLmtlcm5lbC5vcmcKTGluazogaHR0cDovL2xrbWwua2VybmVsLm9y Zy9yLzIwMTYwNjAzMDAxOTI3LkYyQTdEODI4QHZpZ2dvLmpmLmludGVsLmNvbQpTaWduZWQtb2Zm LWJ5OiBJbmdvIE1vbG5hciA8bWluZ29Aa2VybmVsLm9yZz4KQ2M6IEppcmkgU2xhYnkgPGpzbGFi eUBzdXNlLmN6PgpTaWduZWQtb2ZmLWJ5OiBHcmVnIEtyb2FoLUhhcnRtYW4gPGdyZWdraEBsaW51 eGZvdW5kYXRpb24ub3JnPgotLS0KIGFyY2gveDg2L2luY2x1ZGUvYXNtL2ludGVsLWZhbWlseS5o IHwgICA2OCArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysKIDEgZmlsZSBjaGFu Z2VkLCA2OCBpbnNlcnRpb25zKCspCgoKCi0tClRvIHVuc3Vic2NyaWJlIGZyb20gdGhpcyBsaXN0 OiBzZW5kIHRoZSBsaW5lICJ1bnN1YnNjcmliZSBsaW51eC1lZGFjIiBpbgp0aGUgYm9keSBvZiBh IG1lc3NhZ2UgdG8gbWFqb3Jkb21vQHZnZXIua2VybmVsLm9yZwpNb3JlIG1ham9yZG9tbyBpbmZv IGF0ICBodHRwOi8vdmdlci5rZXJuZWwub3JnL21ham9yZG9tby1pbmZvLmh0bWwKCi0tLSAvZGV2 L251bGwKKysrIGIvYXJjaC94ODYvaW5jbHVkZS9hc20vaW50ZWwtZmFtaWx5LmgKQEAgLTAsMCAr MSw2OCBAQAorI2lmbmRlZiBfQVNNX1g4Nl9JTlRFTF9GQU1JTFlfSAorI2RlZmluZSBfQVNNX1g4 Nl9JTlRFTF9GQU1JTFlfSAorCisvKgorICogIkJpZyBDb3JlIiBQcm9jZXNzb3JzIChCcmFuZGVk IGFzIENvcmUsIFhlb24sIGV0Yy4uLikKKyAqCisgKiBUaGUgIl9YIiBwYXJ0cyBhcmUgZ2VuZXJh bGx5IHRoZSBFUCBhbmQgRVggWGVvbnMsIG9yIHRoZQorICogIkV4dHJlbWUiIG9uZXMsIGxpa2Ug QnJvYWR3ZWxsLUUuCisgKgorICogVGhpbmdzIGVuZGluZyBpbiAiMiIgYXJlIHVzdWFsbHkgYmVj YXVzZSB3ZSBoYXZlIG5vIGJldHRlcgorICogbmFtZSBmb3IgdGhlbS4gIFRoZXJlJ3Mgbm8gcHJv Y2Vzc29yIGNhbGxlZCAiV0VTVE1FUkUyIi4KKyAqLworCisjZGVmaW5lIElOVEVMX0ZBTTZfQ09S RV9ZT05BSAkJMHgwRQorI2RlZmluZSBJTlRFTF9GQU02X0NPUkUyX01FUk9NCQkweDBGCisjZGVm aW5lIElOVEVMX0ZBTTZfQ09SRTJfTUVST01fTAkweDE2CisjZGVmaW5lIElOVEVMX0ZBTTZfQ09S RTJfUEVOUllOCQkweDE3CisjZGVmaW5lIElOVEVMX0ZBTTZfQ09SRTJfRFVOTklOR1RPTgkweDFE CisKKyNkZWZpbmUgSU5URUxfRkFNNl9ORUhBTEVNCQkweDFFCisjZGVmaW5lIElOVEVMX0ZBTTZf TkVIQUxFTV9FUAkJMHgxQQorI2RlZmluZSBJTlRFTF9GQU02X05FSEFMRU1fRVgJCTB4MkUKKyNk ZWZpbmUgSU5URUxfRkFNNl9XRVNUTUVSRQkJMHgyNQorI2RlZmluZSBJTlRFTF9GQU02X1dFU1RN RVJFMgkJMHgxRgorI2RlZmluZSBJTlRFTF9GQU02X1dFU1RNRVJFX0VQCQkweDJDCisjZGVmaW5l IElOVEVMX0ZBTTZfV0VTVE1FUkVfRVgJCTB4MkYKKworI2RlZmluZSBJTlRFTF9GQU02X1NBTkRZ QlJJREdFCQkweDJBCisjZGVmaW5lIElOVEVMX0ZBTTZfU0FORFlCUklER0VfWAkweDJECisjZGVm aW5lIElOVEVMX0ZBTTZfSVZZQlJJREdFCQkweDNBCisjZGVmaW5lIElOVEVMX0ZBTTZfSVZZQlJJ REdFX1gJCTB4M0UKKworI2RlZmluZSBJTlRFTF9GQU02X0hBU1dFTExfQ09SRQkJMHgzQworI2Rl ZmluZSBJTlRFTF9GQU02X0hBU1dFTExfWAkJMHgzRgorI2RlZmluZSBJTlRFTF9GQU02X0hBU1dF TExfVUxUCQkweDQ1CisjZGVmaW5lIElOVEVMX0ZBTTZfSEFTV0VMTF9HVDNFCQkweDQ2CisKKyNk ZWZpbmUgSU5URUxfRkFNNl9CUk9BRFdFTExfQ09SRQkweDNECisjZGVmaW5lIElOVEVMX0ZBTTZf QlJPQURXRUxMX1hFT05fRAkweDU2CisjZGVmaW5lIElOVEVMX0ZBTTZfQlJPQURXRUxMX0dUM0UJ MHg0NworI2RlZmluZSBJTlRFTF9GQU02X0JST0FEV0VMTF9YCQkweDRGCisKKyNkZWZpbmUgSU5U RUxfRkFNNl9TS1lMQUtFX01PQklMRQkweDRFCisjZGVmaW5lIElOVEVMX0ZBTTZfU0tZTEFLRV9E RVNLVE9QCTB4NUUKKyNkZWZpbmUgSU5URUxfRkFNNl9TS1lMQUtFX1gJCTB4NTUKKyNkZWZpbmUg SU5URUxfRkFNNl9LQUJZTEFLRV9NT0JJTEUJMHg4RQorI2RlZmluZSBJTlRFTF9GQU02X0tBQllM QUtFX0RFU0tUT1AJMHg5RQorCisvKiAiU21hbGwgQ29yZSIgUHJvY2Vzc29ycyAoQXRvbSkgKi8K KworI2RlZmluZSBJTlRFTF9GQU02X0FUT01fUElORVZJRVcJMHgxQworI2RlZmluZSBJTlRFTF9G QU02X0FUT01fTElOQ1JPRlQJMHgyNgorI2RlZmluZSBJTlRFTF9GQU02X0FUT01fUEVOV0VMTAkJ MHgyNworI2RlZmluZSBJTlRFTF9GQU02X0FUT01fQ0xPVkVSVklFVwkweDM1CisjZGVmaW5lIElO VEVMX0ZBTTZfQVRPTV9DRURBUlZJRVcJMHgzNgorI2RlZmluZSBJTlRFTF9GQU02X0FUT01fU0lM VkVSTU9OVDEJMHgzNyAvKiBCYXlUcmFpbC9CWVQgLyBWYWxsZXl2aWV3ICovCisjZGVmaW5lIElO VEVMX0ZBTTZfQVRPTV9TSUxWRVJNT05UMgkweDREIC8qIEF2YXRvbi9SYW5nZWx5ICovCisjZGVm aW5lIElOVEVMX0ZBTTZfQVRPTV9BSVJNT05UCQkweDRDIC8qIENoZXJyeVRyYWlsIC8gQnJhc3dl bGwgKi8KKyNkZWZpbmUgSU5URUxfRkFNNl9BVE9NX01FUlJJRklFTEQxCTB4NEEgLyogVGFuZ2ll ciAqLworI2RlZmluZSBJTlRFTF9GQU02X0FUT01fTUVSUklGSUVMRDIJMHg1QSAvKiBBbm5pZGFs ZSAqLworI2RlZmluZSBJTlRFTF9GQU02X0FUT01fR09MRE1PTlQJMHg1QworI2RlZmluZSBJTlRF TF9GQU02X0FUT01fREVOVkVSVE9OCTB4NUYgLyogR29sZG1vbnQgTWljcm9zZXJ2ZXIgKi8KKwor LyogWGVvbiBQaGkgKi8KKworI2RlZmluZSBJTlRFTF9GQU02X1hFT05fUEhJX0tOTAkJMHg1NyAv KiBLbmlnaHRzIExhbmRpbmcgKi8KKworI2VuZGlmIC8qIF9BU01fWDg2X0lOVEVMX0ZBTUlMWV9I ICovCg==