From mboxrd@z Thu Jan  1 00:00:00 1970
From: =?UTF-8?q?Jos=C3=A9=20Roberto=20de=20Souza?= <jose.souza@intel.com>
Subject: [PATCH v3 02/10] drm: Add DP last received PSR SDP VSC
 register and bits
Date: Wed, 28 Mar 2018 15:30:38 -0700
Message-ID: <20180328223046.16125-2-jose.souza@intel.com>
References: <20180328223046.16125-1-jose.souza@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
In-Reply-To: <20180328223046.16125-1-jose.souza@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: dri-devel@lists.freedesktop.org
List-Id: dri-devel@lists.freedesktop.org

VGhpcyBpcyBhIHJlZ2lzdGVyIHRvIGhlbHAgZGVidWcgd2hhdCBpcyBpbiB0aGUgbGFzdCBTRFAg
VlNDCnBhY2tldCByZXZpdmVkIGJ5IHNpbmsuCgpTaWduZWQtb2ZmLWJ5OiBKb3PDqSBSb2JlcnRv
IGRlIFNvdXphIDxqb3NlLnNvdXphQGludGVsLmNvbT4KUmV2aWV3ZWQtYnk6IFJvZHJpZ28gVml2
aSA8cm9kcmlnby52aXZpQGludGVsLmNvbT4KLS0tCgp2MzogcmViYXNlZAoKIGluY2x1ZGUvZHJt
L2RybV9kcF9oZWxwZXIuaCB8IDkgKysrKysrKysrCiAxIGZpbGUgY2hhbmdlZCwgOSBpbnNlcnRp
b25zKCspCgpkaWZmIC0tZ2l0IGEvaW5jbHVkZS9kcm0vZHJtX2RwX2hlbHBlci5oIGIvaW5jbHVk
ZS9kcm0vZHJtX2RwX2hlbHBlci5oCmluZGV4IDBiYWMwYzdkMGRlYy4uOTFjOWJjZDQxOTZmIDEw
MDY0NAotLS0gYS9pbmNsdWRlL2RybS9kcm1fZHBfaGVscGVyLmgKKysrIGIvaW5jbHVkZS9kcm0v
ZHJtX2RwX2hlbHBlci5oCkBAIC03OTUsNiArNzk1LDE1IEBACiAjIGRlZmluZSBEUF9MQVNUX0FD
VFVBTF9TWU5DSFJPTklaQVRJT05fTEFURU5DWV9NQVNLCSgweGYgPDwgNCkKICMgZGVmaW5lIERQ
X0xBU1RfQUNUVUFMX1NZTkNIUk9OSVpBVElPTl9MQVRFTkNZX1NISUZUCTQKIAorI2RlZmluZSBE
UF9MQVNUX1JFQ0VJVkVEX1BTUl9TRFAJICAgIDB4MjAwYSAvKiBlRFAgMS4yICovCisjIGRlZmlu
ZSBEUF9QU1JfU1RBVEVfQklUCQkgICAgKDEgPDwgMCkgLyogZURQIDEuMiAqLworIyBkZWZpbmUg
RFBfVVBEQVRFX1JGQl9CSVQJCSAgICAoMSA8PCAxKSAvKiBlRFAgMS4yICovCisjIGRlZmluZSBE
UF9DUkNfVkFMSURfQklUCQkgICAgKDEgPDwgMikgLyogZURQIDEuMiAqLworIyBkZWZpbmUgRFBf
U1VfVkFMSUQJCQkgICAgKDEgPDwgMykgLyogZURQIDEuNCAqLworIyBkZWZpbmUgRFBfRklSU1Rf
U0NBTl9MSU5FX1NVX1JFR0lPTgkgICAgKDEgPDwgNCkgLyogZURQIDEuNCAqLworIyBkZWZpbmUg
RFBfTEFTVF9TQ0FOX0xJTkVfU1VfUkVHSU9OCSAgICAoMSA8PCA1KSAvKiBlRFAgMS40ICovCisj
IGRlZmluZSBEUF9ZX0NPT1JESU5BVEVfVkFMSUQJCSAgICAoMSA8PCA2KSAvKiBlRFAgMS40YSAq
LworCiAjZGVmaW5lIERQX1JFQ0VJVkVSX0FMUE1fU1RBVFVTCQkgICAgMHgyMDBiICAvKiBlRFAg
MS40ICovCiAjIGRlZmluZSBEUF9BTFBNX0xPQ0tfVElNRU9VVF9FUlJPUgkgICAgKDEgPDwgMCkK
IAotLSAKMi4xNi4zCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
X19fXwpJbnRlbC1nZnggbWFpbGluZyBsaXN0CkludGVsLWdmeEBsaXN0cy5mcmVlZGVza3RvcC5v
cmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9pbnRlbC1n
ZngK