From: Patchwork <patchwork@emeril.freedesktop.org>
To: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for drm/i915: per context slice/subslice powergating (rev7)
Date: Tue, 29 May 2018 19:29:37 -0000 [thread overview]
Message-ID: <20180529192937.24813.54933@emeril.freedesktop.org> (raw)
In-Reply-To: <20180529191618.19050-1-lionel.g.landwerlin@intel.com>
== Series Details ==
Series: drm/i915: per context slice/subslice powergating (rev7)
URL : https://patchwork.freedesktop.org/series/42285/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
d23a6b481d4b drm/i915: Program RPCS for Broadwell
6540acb8de8b drm/i915: Record the sseu configuration per-context & engine
503e849565f5 drm/i915/perf: simplify configure all context function
dee2b69688ad drm/i915/perf: reuse intel_lrc ctx regs macro
7d7e921f0dda drm/i915/perf: lock powergating configuration to default when active
ee4312d23206 drm/i915: create context image vma in kernel context
84fe4b373898 drm/i915: Expose RPCS (SSEU) configuration to userspace
-:40: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description (prefer a maximum 75 chars per line)
#40:
v2: Fix offset of CTX_R_PWR_CLK_STATE in intel_lr_context_set_sseu() (Lionel)
total: 0 errors, 1 warnings, 0 checks, 461 lines checked
69235291e987 drm/i915: add a sysfs entry to let users set sseu configs
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-05-29 19:29 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-29 19:16 [PATCH v8 0/8] drm/i915: per context slice/subslice powergating Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 1/8] drm/i915: Program RPCS for Broadwell Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 2/8] drm/i915: Record the sseu configuration per-context & engine Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 3/8] drm/i915/perf: simplify configure all context function Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 4/8] drm/i915/perf: reuse intel_lrc ctx regs macro Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 5/8] drm/i915/perf: lock powergating configuration to default when active Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 6/8] drm/i915: create context image vma in kernel context Lionel Landwerlin
2018-05-29 20:26 ` Michel Thierry
2018-05-29 21:35 ` Lionel Landwerlin
2018-05-29 22:08 ` Chris Wilson
2018-05-30 10:05 ` Lionel Landwerlin
2018-05-30 10:11 ` Chris Wilson
2018-05-29 19:16 ` [PATCH v8 7/8] drm/i915: Expose RPCS (SSEU) configuration to userspace Lionel Landwerlin
2018-05-29 19:16 ` [PATCH v8 8/8] drm/i915: add a sysfs entry to let users set sseu configs Lionel Landwerlin
2018-05-29 19:29 ` Patchwork [this message]
2018-05-29 19:32 ` ✗ Fi.CI.SPARSE: warning for drm/i915: per context slice/subslice powergating (rev7) Patchwork
2018-05-29 19:45 ` ✓ Fi.CI.BAT: success " Patchwork
2018-05-29 20:45 ` ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180529192937.24813.54933@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lionel.g.landwerlin@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.