From: Andrew Lunn <andrew@lunn.ch>
To: "Steven J. Hill" <shill@caviumnetworks.com>
Cc: netdev@vger.kernel.org, Chandrakala Chavva <cchavva@caviumnetworks.com>
Subject: Re: [PATCH v12 01/10] dt-bindings: Add Cavium Octeon Common Ethernet Interface.
Date: Sat, 7 Jul 2018 00:41:39 +0200 [thread overview]
Message-ID: <20180706224139.GB10376@lunn.ch> (raw)
In-Reply-To: <d34bed40-5b2a-8a89-f86d-6f54ae3ecdc3@caviumnetworks.com>
On Fri, Jul 06, 2018 at 05:10:39PM -0500, Steven J. Hill wrote:
> On 06/28/2018 03:35 AM, Andrew Lunn wrote:
> >
> >> +- cavium,rx-clk-delay-bypass: Set to <1> to bypass the rx clock delay setting.
> >> + Needed by the Micrel PHY.
> >
> > Could you explain this some more. Is it anything to do with RGMII delays?
> >
> Andrew,
>
> One of my colleagues tracked this down for me. This device tree option is in place
> because there are several different ways to do the clock and data with respect to
> RGMII. This controls the delay introduced for the RX clock with respect to the data.
> Without this, RX will not work with Micrel PHYs. Thanks.
Hi Steven
This is his RGMII delays, as i guess.
Don't add this property, do it the Linux way. Look at phy-mode values
phy.h: PHY_INTERFACE_MODE_RGMII_ID,
phy.h: PHY_INTERFACE_MODE_RGMII_RXID,
phy.h: PHY_INTERFACE_MODE_RGMII_TXID,
There are plenty of examples in drivers/net/ethernet
Andrew
next prev parent reply other threads:[~2018-07-06 22:41 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-27 21:25 [PATCH v12 00/10] netdev: octeon-ethernet: Add Cavium Octeon III support Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 01/10] dt-bindings: Add Cavium Octeon Common Ethernet Interface Steven J. Hill
2018-06-28 8:35 ` Andrew Lunn
2018-07-06 22:10 ` Steven J. Hill
2018-07-06 22:41 ` Andrew Lunn [this message]
2018-06-27 21:25 ` [PATCH v12 02/10] netdev: cavium: octeon: Header for Octeon III BGX Ethernet Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 03/10] netdev: cavium: octeon: Add Octeon III BGX Ethernet Nexus Steven J. Hill
2018-06-28 8:41 ` Andrew Lunn
2018-06-28 21:20 ` Carlos Munoz
2018-06-29 2:19 ` David Miller
2018-06-29 3:30 ` Chavva, Chandrakala
2018-06-29 6:21 ` David Miller
2018-06-29 6:13 ` Jiri Pirko
2018-06-27 21:25 ` [PATCH v12 04/10] netdev: cavium: octeon: Add Octeon III BGX Ports Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 05/10] netdev: cavium: octeon: Add Octeon III PKI Support Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 06/10] netdev: cavium: octeon: Add Octeon III PKO Support Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 07/10] netdev: cavium: octeon: Add Octeon III SSO Support Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 08/10] netdev: cavium: octeon: Add Octeon III BGX Ethernet core Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 09/10] netdev: cavium: octeon: Add Octeon III BGX Ethernet building Steven J. Hill
2018-06-27 21:25 ` [PATCH v12 10/10] MAINTAINERS: Add entry for drivers/net/ethernet/cavium/octeon/octeon3-* Steven J. Hill
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180706224139.GB10376@lunn.ch \
--to=andrew@lunn.ch \
--cc=cchavva@caviumnetworks.com \
--cc=netdev@vger.kernel.org \
--cc=shill@caviumnetworks.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.