From mboxrd@z Thu Jan 1 00:00:00 1970 From: Jordan Crouse Subject: [PATCH 4/9] dt-bindings: Document qcom,adreno-gmu Date: Mon, 27 Aug 2018 09:11:07 -0600 Message-ID: <20180827151112.25211-5-jcrouse@codeaurora.org> References: <20180827151112.25211-1-jcrouse@codeaurora.org> Mime-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Return-path: In-Reply-To: <20180827151112.25211-1-jcrouse@codeaurora.org> List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" To: freedreno@lists.freedesktop.org, georgi.djakov@linaro.org Cc: nm@ti.com, devicetree@vger.kernel.org, linux-pm@vger.kernel.org, sboyd@kernel.org, linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, bjorn.andersson@linaro.org, vireshk@kernel.org, linux-arm-kernel@lists.infradead.org List-Id: linux-arm-msm@vger.kernel.org RG9jdW1lbnQgdGhlIGRldmljZSB0cmVlIGJpbmRpbmdzIGZvciB0aGUgQWRyZW5vIEdNVSBkZXZp Y2UKYXZhaWxhYmxlIG9uIEFkcmVubyBhNnh4IHRhcmdldHMuCgpSZXZpZXdlZC1ieTogUm9iIEhl cnJpbmcgPHJvYmhAa2VybmVsLm9yZz4KU2lnbmVkLW9mZi1ieTogSm9yZGFuIENyb3VzZSA8amNy b3VzZUBjb2RlYXVyb3JhLm9yZz4KLS0tCiAuLi4vZGV2aWNldHJlZS9iaW5kaW5ncy9kaXNwbGF5 L21zbS9nbXUudHh0ICAgfCA1NCArKysrKysrKysrKysrKysrKysrCiAuLi4vZGV2aWNldHJlZS9i aW5kaW5ncy9kaXNwbGF5L21zbS9ncHUudHh0ICAgfCAxMCArKystCiAyIGZpbGVzIGNoYW5nZWQs IDYyIGluc2VydGlvbnMoKyksIDIgZGVsZXRpb25zKC0pCiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9j dW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rpc3BsYXkvbXNtL2dtdS50eHQKCmRpZmYg LS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvZGlzcGxheS9tc20vZ211 LnR4dCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9kaXNwbGF5L21zbS9nbXUu dHh0Cm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uZjY1YmI0OWZmZjM2 Ci0tLSAvZGV2L251bGwKKysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rp c3BsYXkvbXNtL2dtdS50eHQKQEAgLTAsMCArMSw1NCBAQAorUXVhbGNvbW0gYWRyZW5vL3NuYXBk cmFnb24gR01VIChHcmFwaGljcyBtYW5hZ2VtZW50IHVuaXQpCisKK1RoZSBHTVUgaXMgYSBwcm9n cmFtbWFibGUgcG93ZXIgY29udHJvbGxlciBmb3IgdGhlIEdQVS4gdGhlIENQVSBjb250cm9scyB0 aGUKK0dNVSB3aGljaCBpbiB0dXJuIGhhbmRsZXMgcG93ZXIgY29udHJvbHMgZm9yIHRoZSBHUFUu CisKK1JlcXVpcmVkIHByb3BlcnRpZXM6CistIGNvbXBhdGlibGU6CisgICogInFjb20sYWRyZW5v LWdtdSIKKy0gcmVnOiBQaHlzaWNhbCBiYXNlIGFkZHJlc3MgYW5kIGxlbmd0aCBvZiB0aGUgR01V IHJlZ2lzdGVycy4KKy0gcmVnLW5hbWVzOiBNYXRjaGluZyBuYW1lcyBmb3IgdGhlIHJlZ2lzdGVy IHJlZ2lvbnMKKyAgKiAiZ211IgorICAqICJnbXVfcGRjIgorLSBpbnRlcnJ1cHRzOiBUaGUgaW50 ZXJydXB0IHNpZ25hbHMgZnJvbSB0aGUgR01VLgorLSBpbnRlcnJ1cHQtbmFtZXM6IE1hdGNoaW5n IG5hbWVzIGZvciB0aGUgaW50ZXJydXB0cworICAqICJoZmkiCisgICogImdtdSIKKy0gY2xvY2tz OiBwaGFuZGxlcyB0byB0aGUgZGV2aWNlIGNsb2NrcworLSBjbG9jay1uYW1lczogTWF0Y2hpbmcg bmFtZXMgZm9yIHRoZSBjbG9ja3MKKyAgICogImdtdSIKKyAgICogImN4byIKKyAgICogImF4aSIK KyAgICogIm1ub2MiCistIHBvd2VyLWRvbWFpbnM6IHNob3VsZCBiZSA8JmNsb2NrX2dwdWNjIEdQ VV9DWF9HRFNDPgorLSBpb21tdXM6IHBoYW5kbGUgdG8gdGhlIGFkcmVubyBpb21tdQorLSBvcGVy YXRpbmctcG9pbnRzLXYyOiBwaGFuZGxlIHRvIHRoZSBPUFAgb3BlcmF0aW5nIHBvaW50cworCitF eGFtcGxlOgorCisvIHsKKwkuLi4KKworCWdtdTogZ211QDUwNmEwMDAgeworCQljb21wYXRpYmxl PSJxY29tLGFkcmVuby1nbXUiOworCisJCXJlZyA9IDwweDUwNmEwMDAgMHgzMDAwMD4sCisJCQk8 MHhiMjAwMDAwIDB4MzAwMDAwPjsKKwkJcmVnLW5hbWVzID0gImdtdSIsICJnbXVfcGRjIjsKKwor CQlpbnRlcnJ1cHRzID0gPEdJQ19TUEkgMzA0IElSUV9UWVBFX0xFVkVMX0hJR0g+LAorCQkJPEdJ Q19TUEkgMzA1IElSUV9UWVBFX0xFVkVMX0hJR0g+OworCQlpbnRlcnJ1cHQtbmFtZXMgPSAiaGZp IiwgImdtdSI7CisKKwkJY2xvY2tzID0gPCZjbG9ja19ncHVjYyBHUFVfQ0NfQ1hfR01VX0NMSz4s CisJCQk8JmNsb2NrX2dwdWNjIEdQVV9DQ19DWE9fQ0xLPiwKKwkJCTwmY2xvY2tfZ2NjIEdDQ19E RFJTU19HUFVfQVhJX0NMSz4sCisJCQk8JmNsb2NrX2djYyBHQ0NfR1BVX01FTU5PQ19HRlhfQ0xL PjsKKwkJY2xvY2stbmFtZXMgPSAiZ211IiwgImN4byIsICJheGkiLCAibWVtbm9jIjsKKworCQlw b3dlci1kb21haW5zID0gPCZjbG9ja19ncHVjYyBHUFVfQ1hfR0RTQz47CisJCWlvbW11cyA9IDwm YWRyZW5vX3NtbXUgNT47CisKKwlpCW9wZXJhdGluZy1wb2ludHMtdjIgPSA8JmdtdV9vcHBfdGFi bGU+OworCX07Cit9OwpkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRp bmdzL2Rpc3BsYXkvbXNtL2dwdS50eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGlu Z3MvZGlzcGxheS9tc20vZ3B1LnR4dAppbmRleCA0M2ZhYzBmZTA5YmIuLjU0NGE3NTEwMTY2YiAx MDA2NDQKLS0tIGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rpc3BsYXkvbXNt L2dwdS50eHQKKysrIGIvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Rpc3BsYXkv bXNtL2dwdS50eHQKQEAgLTgsMTIgKzgsMTggQEAgUmVxdWlyZWQgcHJvcGVydGllczoKICAgd2l0 aCB0aGUgY2hpcC1pZC4KIC0gcmVnOiBQaHlzaWNhbCBiYXNlIGFkZHJlc3MgYW5kIGxlbmd0aCBv ZiB0aGUgY29udHJvbGxlcidzIHJlZ2lzdGVycy4KIC0gaW50ZXJydXB0czogVGhlIGludGVycnVw dCBzaWduYWwgZnJvbSB0aGUgZ3B1LgotLSBjbG9ja3M6IGRldmljZSBjbG9ja3MKKworT3B0aW9u YWwgcHJvcGVydGllcy4KKy0gY2xvY2tzOiBkZXZpY2UgY2xvY2tzLiBSZXF1aXJlZCBmb3IgYTN4 eCwgYTR4eCBhbmQgYTV4eCB0YXJnZXRzLiBhNnh4IGFuZAorICBuZXdlciB3aXRoIGEgR01VIGF0 dGFjaGVkIGRvIG5vdCBoYXZlIGRpcmVjdCBjbG9jayBjb250cm9sIGZyb20gdGhlIENQVSBhbmQK KyAgZG8gbm90IG5lZWQgdG8gcHJvdmlkZSBjbG9jayBwcm9wZXJ0aWVzLgogICBTZWUgLi4vY2xv Y2tzL2Nsb2NrLWJpbmRpbmdzLnR4dCBmb3IgZGV0YWlscy4KLS0gY2xvY2stbmFtZXM6IHRoZSBm b2xsb3dpbmcgY2xvY2tzIGFyZSByZXF1aXJlZDoKKy0gY2xvY2stbmFtZXM6IHRoZSBmb2xsb3dp bmcgY2xvY2tzIGNhbiBiZSBwcm92aWRlZDoKICAgKiAiY29yZSIKICAgKiAiaWZhY2UiCiAgICog Im1lbV9pZmFjZSIKKy0gcWNvbSxnbXU6IEZvciBhNnh4IGFuZCBuZXdlciB0YXJnZXRzIGEgcGhh bmRsZSB0byB0aGUgR01VIGRldmljZSB0aGF0IHdpbGwKKyAgY29udHJvbCB0aGUgcG93ZXIgZm9y IHRoZSBHUFUKIAogRXhhbXBsZToKIAotLSAKMi4xOC4wCgpfX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGluZyBsaXN0CmRyaS1kZXZl bEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVlZGVza3RvcC5vcmcvbWFp bG1hbi9saXN0aW5mby9kcmktZGV2ZWwK From mboxrd@z Thu Jan 1 00:00:00 1970 From: jcrouse@codeaurora.org (Jordan Crouse) Date: Mon, 27 Aug 2018 09:11:07 -0600 Subject: [PATCH 4/9] dt-bindings: Document qcom,adreno-gmu In-Reply-To: <20180827151112.25211-1-jcrouse@codeaurora.org> References: <20180827151112.25211-1-jcrouse@codeaurora.org> Message-ID: <20180827151112.25211-5-jcrouse@codeaurora.org> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Document the device tree bindings for the Adreno GMU device available on Adreno a6xx targets. Reviewed-by: Rob Herring Signed-off-by: Jordan Crouse --- .../devicetree/bindings/display/msm/gmu.txt | 54 +++++++++++++++++++ .../devicetree/bindings/display/msm/gpu.txt | 10 +++- 2 files changed, 62 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/display/msm/gmu.txt diff --git a/Documentation/devicetree/bindings/display/msm/gmu.txt b/Documentation/devicetree/bindings/display/msm/gmu.txt new file mode 100644 index 000000000000..f65bb49fff36 --- /dev/null +++ b/Documentation/devicetree/bindings/display/msm/gmu.txt @@ -0,0 +1,54 @@ +Qualcomm adreno/snapdragon GMU (Graphics management unit) + +The GMU is a programmable power controller for the GPU. the CPU controls the +GMU which in turn handles power controls for the GPU. + +Required properties: +- compatible: + * "qcom,adreno-gmu" +- reg: Physical base address and length of the GMU registers. +- reg-names: Matching names for the register regions + * "gmu" + * "gmu_pdc" +- interrupts: The interrupt signals from the GMU. +- interrupt-names: Matching names for the interrupts + * "hfi" + * "gmu" +- clocks: phandles to the device clocks +- clock-names: Matching names for the clocks + * "gmu" + * "cxo" + * "axi" + * "mnoc" +- power-domains: should be <&clock_gpucc GPU_CX_GDSC> +- iommus: phandle to the adreno iommu +- operating-points-v2: phandle to the OPP operating points + +Example: + +/ { + ... + + gmu: gmu at 506a000 { + compatible="qcom,adreno-gmu"; + + reg = <0x506a000 0x30000>, + <0xb200000 0x300000>; + reg-names = "gmu", "gmu_pdc"; + + interrupts = , + ; + interrupt-names = "hfi", "gmu"; + + clocks = <&clock_gpucc GPU_CC_CX_GMU_CLK>, + <&clock_gpucc GPU_CC_CXO_CLK>, + <&clock_gcc GCC_DDRSS_GPU_AXI_CLK>, + <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>; + clock-names = "gmu", "cxo", "axi", "memnoc"; + + power-domains = <&clock_gpucc GPU_CX_GDSC>; + iommus = <&adreno_smmu 5>; + + i operating-points-v2 = <&gmu_opp_table>; + }; +}; diff --git a/Documentation/devicetree/bindings/display/msm/gpu.txt b/Documentation/devicetree/bindings/display/msm/gpu.txt index 43fac0fe09bb..544a7510166b 100644 --- a/Documentation/devicetree/bindings/display/msm/gpu.txt +++ b/Documentation/devicetree/bindings/display/msm/gpu.txt @@ -8,12 +8,18 @@ Required properties: with the chip-id. - reg: Physical base address and length of the controller's registers. - interrupts: The interrupt signal from the gpu. -- clocks: device clocks + +Optional properties. +- clocks: device clocks. Required for a3xx, a4xx and a5xx targets. a6xx and + newer with a GMU attached do not have direct clock control from the CPU and + do not need to provide clock properties. See ../clocks/clock-bindings.txt for details. -- clock-names: the following clocks are required: +- clock-names: the following clocks can be provided: * "core" * "iface" * "mem_iface" +- qcom,gmu: For a6xx and newer targets a phandle to the GMU device that will + control the power for the GPU Example: -- 2.18.0