From mboxrd@z Thu Jan  1 00:00:00 1970
From: Manasi Navare <manasi.d.navare@intel.com>
Subject: [PATCH v7 17/19] drm/i915/dp: Disable DSC in source by disabling DSS
 CTL bits
Date: Thu,  1 Nov 2018 23:46:57 -0700
Message-ID: <20181102064659.8991-18-manasi.d.navare@intel.com>
References: <20181102064659.8991-1-manasi.d.navare@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
In-Reply-To: <20181102064659.8991-1-manasi.d.navare@intel.com>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org
Cc: Manasi Navare <manasi.d.navare@intel.com>, Anusha Srivatsa <anusha.srivatsa@intel.com>, Gaurav K Singh <gaurav.k.singh@intel.com>
List-Id: dri-devel@lists.freedesktop.org

MS4gRGlzYWJsZSBMZWZ0L3JpZ2h0IFZEU0MgYnJhbmNoIGluIERTUyBDdHJsIHJlZwogICAgZGVw
ZW5kaW5nIG9uIHRoZSBudW1iZXIgb2YgVkRTQyBlbmdpbmVzIGJlaW5nIHVzZWQKMi4gRGlzYWJs
ZSBqb2luZXIgaW4gRFNTIEN0cmwgcmVnCgp2NDoKKiBSZW1vdmUgZW5jb2RlciwgbWFrZSBjcnRj
X3N0YXRlIGNvbnN0IChWaWxsZSkKdjMgKEZyb20gTWFuYXNpKToKKiBBZGQgRGlzYWJsZSBQRzIg
Zm9yIFZEU0Mgb24gZURQCnYyIChGcm9tIE1hbmFzaSk6CiogVXNlIG9sZF9jcnRjX3N0YXRlIHRv
IGZpbmQgZHNjIHBhcmFtcwoqIEFkZCBhIGNvbmRpdGlvbiB0byBkaXNhYmxlIG9ubHkgaWYKZHNj
IHN0YXRlIGNvbXByZXNzaW9uIGlzIGVuYWJsZWQKKiBVc2UgY29ycmVjdCBEU1MgQ1RMIHJlZ3MK
CkNjOiBKYW5pIE5pa3VsYSA8amFuaS5uaWt1bGFAbGludXguaW50ZWwuY29tPgpDYzogVmlsbGUg
U3lyamFsYSA8dmlsbGUuc3lyamFsYUBsaW51eC5pbnRlbC5jb20+CkNjOiBBbnVzaGEgU3JpdmF0
c2EgPGFudXNoYS5zcml2YXRzYUBpbnRlbC5jb20+ClNpZ25lZC1vZmYtYnk6IE1hbmFzaSBOYXZh
cmUgPG1hbmFzaS5kLm5hdmFyZUBpbnRlbC5jb20+ClNpZ25lZC1vZmYtYnk6IEdhdXJhdiBLIFNp
bmdoIDxnYXVyYXYuay5zaW5naEBpbnRlbC5jb20+ClJldmlld2VkLWJ5OiBBbnVzaGEgU3JpdmF0
c2EgPGFudXNoYS5zcml2YXRzYUBpbnRlbC5jb20+Ci0tLQogZHJpdmVycy9ncHUvZHJtL2k5MTUv
aTkxNV9kcnYuaCAgICAgIHwgIDEgKwogZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxh
eS5jIHwgIDIgKysKIGRyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Zkc2MuYyAgICB8IDMyICsr
KysrKysrKysrKysrKysrKysrKysrKysrKysKIDMgZmlsZXMgY2hhbmdlZCwgMzUgaW5zZXJ0aW9u
cygrKQoKZGlmZiAtLWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZHJ2LmggYi9kcml2
ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2Rydi5oCmluZGV4IGYzNDdkMGQ3YjllYi4uYzgwYzlhMWFm
M2QxIDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2Rydi5oCisrKyBiL2Ry
aXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZHJ2LmgKQEAgLTM0ODcsNiArMzQ4Nyw3IEBAIGV4dGVy
biBib29sIGludGVsX3NldF9tZW1vcnlfY3hzcihzdHJ1Y3QgZHJtX2k5MTVfcHJpdmF0ZSAqZGV2
X3ByaXYsCiAJCQkJICBib29sIGVuYWJsZSk7CiBleHRlcm4gdm9pZCBpbnRlbF9kc2NfZW5hYmxl
KHN0cnVjdCBpbnRlbF9lbmNvZGVyICplbmNvZGVyLAogCQkJICAgICBjb25zdCBzdHJ1Y3QgaW50
ZWxfY3J0Y19zdGF0ZSAqY3J0Y19zdGF0ZSk7CitleHRlcm4gdm9pZCBpbnRlbF9kc2NfZGlzYWJs
ZShjb25zdCBzdHJ1Y3QgaW50ZWxfY3J0Y19zdGF0ZSAqY3J0Y19zdGF0ZSk7CiAKIGludCBpOTE1
X3JlZ19yZWFkX2lvY3RsKHN0cnVjdCBkcm1fZGV2aWNlICpkZXYsIHZvaWQgKmRhdGEsCiAJCQlz
dHJ1Y3QgZHJtX2ZpbGUgKmZpbGUpOwpkaWZmIC0tZ2l0IGEvZHJpdmVycy9ncHUvZHJtL2k5MTUv
aW50ZWxfZGlzcGxheS5jIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxfZGlzcGxheS5jCmlu
ZGV4IDJlOTZlMjAwNDgzMS4uMGFiYTdmMjg2Zjc1IDEwMDY0NAotLS0gYS9kcml2ZXJzL2dwdS9k
cm0vaTkxNS9pbnRlbF9kaXNwbGF5LmMKKysrIGIvZHJpdmVycy9ncHUvZHJtL2k5MTUvaW50ZWxf
ZGlzcGxheS5jCkBAIC01ODUzLDYgKzU4NTMsOCBAQCBzdGF0aWMgdm9pZCBoYXN3ZWxsX2NydGNf
ZGlzYWJsZShzdHJ1Y3QgaW50ZWxfY3J0Y19zdGF0ZSAqb2xkX2NydGNfc3RhdGUsCiAJaWYgKCF0
cmFuc2NvZGVyX2lzX2RzaShjcHVfdHJhbnNjb2RlcikpCiAJCWludGVsX2RkaV9kaXNhYmxlX3Ry
YW5zY29kZXJfZnVuYyhvbGRfY3J0Y19zdGF0ZSk7CiAKKwlpbnRlbF9kc2NfZGlzYWJsZShvbGRf
Y3J0Y19zdGF0ZSk7CisKIAlpZiAoSU5URUxfR0VOKGRldl9wcml2KSA+PSA5KQogCQlza3lsYWtl
X3NjYWxlcl9kaXNhYmxlKGludGVsX2NydGMpOwogCWVsc2UKZGlmZiAtLWdpdCBhL2RyaXZlcnMv
Z3B1L2RybS9pOTE1L2ludGVsX3Zkc2MuYyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2ludGVsX3Zk
c2MuYwppbmRleCBkZWU2MjdhZjdmNDEuLjIxOWRjMTUxN2M4YSAxMDA2NDQKLS0tIGEvZHJpdmVy
cy9ncHUvZHJtL2k5MTUvaW50ZWxfdmRzYy5jCisrKyBiL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2lu
dGVsX3Zkc2MuYwpAQCAtMTA0MSwzICsxMDQxLDM1IEBAIHZvaWQgaW50ZWxfZHNjX2VuYWJsZShz
dHJ1Y3QgaW50ZWxfZW5jb2RlciAqZW5jb2RlciwKIAogCXJldHVybjsKIH0KKwordm9pZCBpbnRl
bF9kc2NfZGlzYWJsZShjb25zdCBzdHJ1Y3QgaW50ZWxfY3J0Y19zdGF0ZSAqb2xkX2NydGNfc3Rh
dGUpCit7CisJc3RydWN0IGludGVsX2NydGMgKmNydGMgPSB0b19pbnRlbF9jcnRjKG9sZF9jcnRj
X3N0YXRlLT5iYXNlLmNydGMpOworCXN0cnVjdCBkcm1faTkxNV9wcml2YXRlICpkZXZfcHJpdiA9
IHRvX2k5MTUoY3J0Yy0+YmFzZS5kZXYpOworCWVudW0gcGlwZSBwaXBlID0gY3J0Yy0+cGlwZTsK
KwlpOTE1X3JlZ190IGRzc19jdGwxX3JlZywgZHNzX2N0bDJfcmVnOworCXUzMiBkc3NfY3RsMV92
YWwgPSAwLCBkc3NfY3RsMl92YWwgPSAwOworCisJaWYgKCFvbGRfY3J0Y19zdGF0ZS0+ZHNjX3Bh
cmFtcy5jb21wcmVzc2lvbl9lbmFibGUpCisJCXJldHVybjsKKworCWlmIChvbGRfY3J0Y19zdGF0
ZS0+Y3B1X3RyYW5zY29kZXIgPT0gVFJBTlNDT0RFUl9FRFApIHsKKwkJZHNzX2N0bDFfcmVnID0g
RFNTX0NUTDE7CisJCWRzc19jdGwyX3JlZyA9IERTU19DVEwyOworCX0gZWxzZSB7CisJCWRzc19j
dGwxX3JlZyA9IElDTF9QSVBFX0RTU19DVEwxKHBpcGUpOworCQlkc3NfY3RsMl9yZWcgPSBJQ0xf
UElQRV9EU1NfQ1RMMihwaXBlKTsKKwl9CisJZHNzX2N0bDFfdmFsID0gSTkxNV9SRUFEKGRzc19j
dGwxX3JlZyk7CisJaWYgKGRzc19jdGwxX3ZhbCAmIEpPSU5FUl9FTkFCTEUpCisJCWRzc19jdGwx
X3ZhbCAmPSB+Sk9JTkVSX0VOQUJMRTsKKwlJOTE1X1dSSVRFKGRzc19jdGwxX3JlZywgZHNzX2N0
bDFfdmFsKTsKKworCWRzc19jdGwyX3ZhbCA9IEk5MTVfUkVBRChkc3NfY3RsMl9yZWcpOworCWlm
IChkc3NfY3RsMl92YWwgJiBMRUZUX0JSQU5DSF9WRFNDX0VOQUJMRSB8fAorCSAgICBkc3NfY3Rs
Ml92YWwgJiBSSUdIVF9CUkFOQ0hfVkRTQ19FTkFCTEUpCisJCWRzc19jdGwyX3ZhbCAmPSB+KExF
RlRfQlJBTkNIX1ZEU0NfRU5BQkxFIHwKKwkJCQkgIFJJR0hUX0JSQU5DSF9WRFNDX0VOQUJMRSk7
CisJSTkxNV9XUklURShkc3NfY3RsMl9yZWcsIGRzc19jdGwyX3ZhbCk7CisKK30KLS0gCjIuMTgu
MAoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRl
dmVsIG1haWxpbmcgbGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8v
bGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg==