From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.5 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_PASS,URIBL_BLOCKED, USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0C9A5C43381 for ; Mon, 18 Feb 2019 02:16:14 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 2E328218DE for ; Mon, 18 Feb 2019 02:16:13 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727879AbfBRCQL (ORCPT ); Sun, 17 Feb 2019 21:16:11 -0500 Received: from mga14.intel.com ([192.55.52.115]:61780 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727266AbfBRCQK (ORCPT ); Sun, 17 Feb 2019 21:16:10 -0500 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga103.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 17 Feb 2019 18:16:05 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.58,382,1544515200"; d="xz'?scan'208";a="135075932" Received: from shao2-debian.sh.intel.com (HELO localhost) ([10.239.13.107]) by orsmga002.jf.intel.com with ESMTP; 17 Feb 2019 18:16:00 -0800 Date: Mon, 18 Feb 2019 10:16:18 +0800 From: kernel test robot To: Jarkko Sakkinen Cc: linux-kselftest@vger.kernel.org, Shuah Khan , linux-kernel@vger.kernel.org, linux-integrity@vger.kernel.org, linux-security-module@vger.kernel.org, Peter Huewe , Jason Gunthorpe , Jarkko Sakkinen , Tadeusz Struk , lkp@01.org Subject: [LKP] [selftests] 60b119cae8: kernel_selftests.tpm2.test_smoke.sh.fail Message-ID: <20190218021618.GF29177@shao2-debian> MIME-Version: 1.0 Content-Type: multipart/mixed; boundary="SWTRyWv/ijrBap1m" Content-Disposition: inline In-Reply-To: <20190204131640.11429-1-jarkko.sakkinen@linux.intel.com> User-Agent: Mutt/1.10.0 (2018-05-17) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --SWTRyWv/ijrBap1m Content-Type: text/plain; charset=utf-8 Content-Disposition: inline FYI, we noticed the following commit (built with gcc-7): commit: 60b119cae86ecb300fa50fd107122e3568156991 ("[PATCH v3] selftests: add TPM 2.0 tests") url: https://github.com/0day-ci/linux/commits/Jarkko-Sakkinen/selftests-add-TPM-2-0-tests/20190206-002609 base: https://git.kernel.org/cgit/linux/kernel/git/shuah/linux-kselftest.git next in testcase: kernel_selftests with following parameters: group: kselftests-03 test-description: The kernel contains a set of "self tests" under the tools/testing/selftests/ directory. These are intended to be small unit tests to exercise individual code paths in the kernel. test-url: https://www.kernel.org/doc/Documentation/kselftest.txt on test machine: qemu-system-x86_64 -enable-kvm -cpu SandyBridge -smp 2 -m 4G caused below changes (please refer to attached dmesg/kmsg for entire log/backtrace): KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-headers-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991 2019-02-17 20:19:08 ln -sf /usr/bin/clang-7 /usr/bin/clang 2019-02-17 20:19:08 ln -sf /usr/bin/llc-7 /usr/bin/llc 2019-02-17 20:19:08 make run_tests -C timers make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers' gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm posix_timers.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/posix_timers gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm nanosleep.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/nanosleep gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm nsleep-lat.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/nsleep-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-timer-lat.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-timer-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm mqueue-lat.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/mqueue-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm inconsistency-check.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/inconsistency-check gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm raw_skew.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/raw_skew gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm threadtest.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/threadtest gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm rtcpie.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/rtcpie gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm alarmtimer-suspend.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/alarmtimer-suspend gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm valid-adjtimex.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/valid-adjtimex gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm adjtick.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/adjtick gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm change_skew.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/change_skew gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm skew_consistency.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/skew_consistency gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm clocksource-switch.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/clocksource-switch gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm freq-step.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/freq-step gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm leap-a-day.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/leap-a-day gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm leapcrash.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/leapcrash gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-tai.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-tai gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-2038.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-2038 gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-tz.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-tz TAP version 13 selftests: timers: posix_timers ======================================== Testing posix timers. False negative may happen on CPU execution based timers if other threads run on the CPU... Check itimer virtual... [OK] Check itimer prof... [OK] Check itimer real... [OK] Check timer_create() per thread... [OK] Check timer_create() per process... [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..1 selftests: timers: posix_timers [PASS] selftests: timers: nanosleep ======================================== Nanosleep CLOCK_REALTIME [OK] Nanosleep CLOCK_MONOTONIC [OK] Nanosleep CLOCK_MONOTONIC_RAW [UNSUPPORTED] Nanosleep CLOCK_REALTIME_COARSE [UNSUPPORTED] Nanosleep CLOCK_MONOTONIC_COARSE [UNSUPPORTED] Nanosleep CLOCK_BOOTTIME [OK] Nanosleep CLOCK_REALTIME_ALARM [OK] Nanosleep CLOCK_BOOTTIME_ALARM [OK] Nanosleep CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..2 selftests: timers: nanosleep [PASS] selftests: timers: nsleep-lat ======================================== nsleep latency CLOCK_REALTIME [OK] nsleep latency CLOCK_MONOTONIC [OK] nsleep latency CLOCK_MONOTONIC_RAW [UNSUPPORTED] nsleep latency CLOCK_REALTIME_COARSE [UNSUPPORTED] nsleep latency CLOCK_MONOTONIC_COARSE [UNSUPPORTED] nsleep latency CLOCK_BOOTTIME [OK] nsleep latency CLOCK_REALTIME_ALARM [OK] nsleep latency CLOCK_BOOTTIME_ALARM [OK] nsleep latency CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..3 selftests: timers: nsleep-lat [PASS] selftests: timers: set-timer-lat ======================================== Setting timers for every 1 seconds CLOCK_REALTIME ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME ABSTIME PERIODIC max latency: 108055 ns : [OK] CLOCK_REALTIME RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME RELTIME PERIODIC max latency: 79099 ns : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT max latency: 78646 ns : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME RELTIME ONE-SHOT max latency: 64791 ns : [OK] CLOCK_REALTIME RELTIME ONE-SHOT count: 1 : [OK] CLOCK_MONOTONIC ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_MONOTONIC ABSTIME PERIODIC max latency: 74977 ns : [OK] CLOCK_MONOTONIC RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_MONOTONIC RELTIME PERIODIC max latency: 71429 ns : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT max latency: 65208 ns : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT max latency: 67467 ns : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME ABSTIME PERIODIC max latency: 80590 ns : [OK] CLOCK_BOOTTIME RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME RELTIME PERIODIC max latency: 77761 ns : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT max latency: 94790 ns : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT max latency: 69638 ns : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME_ALARM ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM ABSTIME PERIODIC max latency: 72121 ns : [OK] CLOCK_REALTIME_ALARM RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM RELTIME PERIODIC max latency: 69062 ns : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT max latency: 68319 ns : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT max latency: 35027 ns : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME PERIODIC max latency: 85302 ns : [OK] CLOCK_BOOTTIME_ALARM RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM RELTIME PERIODIC max latency: 77188 ns : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT max latency: 66971 ns : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT max latency: 87441 ns : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT count: 1 : [OK] CLOCK_TAI ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_TAI ABSTIME PERIODIC max latency: 443022 ns : [OK] CLOCK_TAI RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_TAI RELTIME PERIODIC max latency: 82352 ns : [OK] CLOCK_TAI ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_TAI ABSTIME ONE-SHOT max latency: 72309 ns : [OK] CLOCK_TAI ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_TAI RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_TAI RELTIME ONE-SHOT max latency: 62950 ns : [OK] CLOCK_TAI RELTIME ONE-SHOT count: 1 : [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..4 selftests: timers: set-timer-lat [PASS] selftests: timers: mqueue-lat ======================================== Mqueue latency : [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..5 selftests: timers: mqueue-lat [PASS] selftests: timers: inconsistency-check ======================================== Consistent CLOCK_REALTIME [OK] Consistent CLOCK_MONOTONIC [OK] Consistent CLOCK_PROCESS_CPUTIME_ID [OK] Consistent CLOCK_THREAD_CPUTIME_ID [OK] Consistent CLOCK_MONOTONIC_RAW [OK] Consistent CLOCK_REALTIME_COARSE [OK] Consistent CLOCK_MONOTONIC_COARSE [OK] Consistent CLOCK_BOOTTIME [OK] Consistent CLOCK_REALTIME_ALARM [OK] Consistent CLOCK_BOOTTIME_ALARM [OK] Consistent CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..6 selftests: timers: inconsistency-check [PASS] selftests: timers: raw_skew ======================================== Estimating clock drift: 0.0(est) 0.0(act) [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..7 selftests: timers: raw_skew [PASS] selftests: timers: threadtest ======================================== Sun, 17 Feb 2019 20:27:37 +0800 Testing consistency with 8 threads for 30 seconds: [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..8 selftests: timers: threadtest [PASS] selftests: timers: rtcpie ======================================== Periodic IRQ rate is 1024Hz. Counting 20 interrupts at: 2Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 4Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 8Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 16Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 32Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 64Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 *** Test complete *** ok 1..9 selftests: timers: rtcpie [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers' 2019-02-17 20:28:26 make run_tests -C tpm2 make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/tpm2' TAP version 13 selftests: tpm2: test_smoke.sh ======================================== test_seal_with_auth (tpm2_tests.SmokeTest) ... ERROR test_seal_with_policy (tpm2_tests.SmokeTest) ... ERROR test_seal_with_too_long_auth (tpm2_tests.SmokeTest) ... ERROR test_too_short_cmd (tpm2_tests.SmokeTest) ... ERROR test_unseal_with_wrong_auth (tpm2_tests.SmokeTest) ... ERROR test_unseal_with_wrong_policy (tpm2_tests.SmokeTest) ... ERROR ====================================================================== ERROR: test_seal_with_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_seal_with_policy (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_seal_with_too_long_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_too_short_cmd (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_unseal_with_wrong_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_unseal_with_wrong_policy (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ---------------------------------------------------------------------- Ran 6 tests in 0.001s FAILED (errors=6) not ok 1..1 selftests: tpm2: test_smoke.sh [FAIL] selftests: tpm2: test_space.sh ======================================== test_flush_context (tpm2_tests.SpaceTest) ... ERROR test_get_handles (tpm2_tests.SpaceTest) ... ERROR test_invalid_cc (tpm2_tests.SpaceTest) ... ERROR test_make_two_spaces (tpm2_tests.SpaceTest) ... ERROR ====================================================================== ERROR: test_flush_context (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 183, in test_flush_context space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ====================================================================== ERROR: test_get_handles (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 193, in test_get_handles space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ====================================================================== ERROR: test_invalid_cc (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 212, in test_invalid_cc space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ====================================================================== ERROR: test_make_two_spaces (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 169, in test_make_two_spaces space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ---------------------------------------------------------------------- Ran 4 tests in 0.001s FAILED (errors=4) not ok 1..2 selftests: tpm2: test_space.sh [FAIL] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/tpm2' uevent test: not in Makefile 2019-02-17 20:28:27 make TARGETS=uevent make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' gcc -Wl,-no-as-needed -Wall uevent_filtering.c -o uevent_filtering make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' 2019-02-17 20:28:27 make run_tests -C uevent make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' TAP version 13 selftests: uevent: uevent_filtering ======================================== add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1697 add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1710 No buffer space available - Failed to receive uevent add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1746 add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1756 No buffer space available - Failed to receive uevent [==========] Running 1 tests from 1 test cases. [ RUN ] global.uevent_filtering [ OK ] global.uevent_filtering [==========] 1 / 1 tests passed. [ PASSED ] ok 1..1 selftests: uevent: uevent_filtering [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' 2019-02-17 20:28:29 make run_tests -C user make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/user' TAP version 13 selftests: user: test_user_copy.sh ======================================== user_copy: ok ok 1..1 selftests: user: test_user_copy.sh [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/user' vDSO test: not in Makefile 2019-02-17 20:28:29 make TARGETS=vDSO make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' gcc -std=gnu99 vdso_test.c parse_vdso.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO/vdso_test gcc -std=gnu99 -nostdlib -fno-asynchronous-unwind-tables -fno-stack-protector \ vdso_standalone_test_x86.c parse_vdso.c \ -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO/vdso_standalone_test_x86 make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' 2019-02-17 20:28:29 make run_tests -C vDSO make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' TAP version 13 selftests: vDSO: vdso_test ======================================== The time is 1550406509.594805 ok 1..1 selftests: vDSO: vdso_test [PASS] selftests: vDSO: vdso_standalone_test_x86 ======================================== The time is 1550406509.600906 ok 1..2 selftests: vDSO: vdso_standalone_test_x86 [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' 2019-02-17 20:28:29 make run_tests -C vm make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm' make ARCH=x86 -C ../../../.. headers_install make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991' HOSTCC scripts/basic/fixdep WRAP arch/x86/include/generated/uapi/asm/bpf_perf_event.h WRAP arch/x86/include/generated/uapi/asm/poll.h SYSTBL arch/x86/include/generated/asm/syscalls_32.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_32.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_64.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_x32.h HOSTCC arch/x86/tools/relocs_32.o HOSTCC arch/x86/tools/relocs_64.o HOSTCC arch/x86/tools/relocs_common.o HOSTLD arch/x86/tools/relocs UPD include/generated/uapi/linux/version.h HOSTCC scripts/unifdef INSTALL usr/include/asm-generic/ (37 files) INSTALL usr/include/drm/ (26 files) INSTALL usr/include/linux/ (503 files) INSTALL usr/include/linux/android/ (2 files) INSTALL usr/include/linux/byteorder/ (2 files) INSTALL usr/include/linux/caif/ (2 files) INSTALL usr/include/linux/can/ (6 files) INSTALL usr/include/linux/cifs/ (1 file) INSTALL usr/include/linux/dvb/ (8 files) INSTALL usr/include/linux/genwqe/ (1 file) INSTALL usr/include/linux/hdlc/ (1 file) INSTALL usr/include/linux/hsi/ (2 files) INSTALL usr/include/linux/iio/ (2 files) INSTALL usr/include/linux/isdn/ (1 file) INSTALL usr/include/linux/mmc/ (1 file) INSTALL usr/include/linux/netfilter/ (88 files) INSTALL usr/include/linux/netfilter/ipset/ (4 files) INSTALL usr/include/linux/netfilter_arp/ (2 files) INSTALL usr/include/linux/netfilter_bridge/ (17 files) INSTALL usr/include/linux/netfilter_ipv4/ (9 files) INSTALL usr/include/linux/netfilter_ipv6/ (13 files) INSTALL usr/include/linux/nfsd/ (5 files) INSTALL usr/include/linux/raid/ (2 files) INSTALL usr/include/linux/sched/ (1 file) INSTALL usr/include/linux/spi/ (1 file) INSTALL usr/include/linux/sunrpc/ (1 file) INSTALL usr/include/linux/tc_act/ (15 files) INSTALL usr/include/linux/tc_ematch/ (5 files) INSTALL usr/include/linux/usb/ (13 files) INSTALL usr/include/linux/wimax/ (1 file) INSTALL usr/include/misc/ (2 files) INSTALL usr/include/mtd/ (5 files) INSTALL usr/include/rdma/ (25 files) INSTALL usr/include/rdma/hfi/ (2 files) INSTALL usr/include/scsi/ (5 files) INSTALL usr/include/scsi/fc/ (4 files) INSTALL usr/include/sound/ (16 files) INSTALL usr/include/video/ (3 files) INSTALL usr/include/xen/ (4 files) INSTALL usr/include/asm/ (62 files) make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991' gcc -Wall -I ../../../../usr/include compaction_test.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/compaction_test gcc -Wall -I ../../../../usr/include gup_benchmark.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/gup_benchmark gcc -Wall -I ../../../../usr/include hugepage-mmap.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/hugepage-mmap gcc -Wall -I ../../../../usr/include hugepage-shm.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/hugepage-shm gcc -Wall -I ../../../../usr/include map_hugetlb.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/map_hugetlb gcc -Wall -I ../../../../usr/include map_fixed_noreplace.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/map_fixed_noreplace gcc -Wall -I ../../../../usr/include map_populate.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/map_populate gcc -Wall -I ../../../../usr/include mlock-random-test.c -lrt -lcap -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/mlock-random-test gcc -Wall -I ../../../../usr/include mlock2-tests.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/mlock2-tests gcc -Wall -I ../../../../usr/include on-fault-limit.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/on-fault-limit gcc -Wall -I ../../../../usr/include thuge-gen.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/thuge-gen gcc -Wall -I ../../../../usr/include transhuge-stress.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/transhuge-stress gcc -Wall -I ../../../../usr/include userfaultfd.c -lrt -lpthread -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/userfaultfd gcc -Wall -I ../../../../usr/include va_128TBswitch.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/va_128TBswitch gcc -Wall -I ../../../../usr/include virtual_address_range.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/virtual_address_range TAP version 13 selftests: vm: run_vmtests ======================================== --------------------- running hugepage-mmap --------------------- Returned address is 0x7f167f600000 First hex is 0 First hex is 3020100 [PASS] -------------------- running hugepage-shm -------------------- shmid: 0x0 shmaddr: 0x7fe58d200000 Starting the writes: ................................................................................................................................................................................................................................................................ Starting the Check...Done. [PASS] ------------------- running map_hugetlb ------------------- Returned address is 0x7f345ba00000 First hex is 0 First hex is 3020100 [PASS] NOTE: The above hugetlb tests provide minimal coverage. Use https://github.com/libhugetlbfs/libhugetlbfs.git for hugetlb regression testing. ------------------- running userfaultfd ------------------- nr_pages: 32768, nr_pages_per_cpu: 16384 bounces: 31, mode: rnd racing ver poll, userfaults: 3978 2107 bounces: 30, mode: racing ver poll, userfaults: 2849 2899 bounces: 29, mode: rnd ver poll, userfaults: 4510 4509 bounces: 28, mode: ver poll, userfaults: 6287 6509 bounces: 27, mode: rnd racing poll, userfaults: 4026 1861 bounces: 26, mode: racing poll, userfaults: 2533 3049 bounces: 25, mode: rnd poll, userfaults: 4496 4627 bounces: 24, mode: poll, userfaults: 6576 6490 bounces: 23, mode: rnd racing ver, userfaults: 4727 4202 bounces: 22, mode: racing ver, userfaults: 5860 5621 bounces: 21, mode: rnd ver, userfaults: 4284 4028 bounces: 20, mode: ver, userfaults: 4920 4256 bounces: 19, mode: rnd racing, userfaults: 5621 2349 bounces: 18, mode: racing, userfaults: 1683 1170 bounces: 17, mode: rnd, userfaults: 5171 5504 bounces: 16, mode:, userfaults: 7026 6895 bounces: 15, mode: rnd racing ver poll, userfaults: 3638 2303 bounces: 14, mode: racing ver poll, userfaults: 565 1029 bounces: 13, mode: rnd ver poll, userfaults: 3694 4300 bounces: 12, mode: ver poll, userfaults: 6684 6430 bounces: 11, mode: rnd racing poll, userfaults: 3292 2242 bounces: 10, mode: racing poll, userfaults: 3979 3985 bounces: 9, mode: rnd poll, userfaults: 4860 4842 bounces: 8, mode: poll, userfaults: 7340 5522 bounces: 7, mode: rnd racing ver, userfaults: 3853 4519 bounces: 6, mode: racing ver, userfaults: 3501 2921 bounces: 5, mode: rnd ver, userfaults: 7766 7163 bounces: 4, mode: ver, userfaults: 6542 5050 bounces: 3, mode: rnd racing, userfaults: 6864 2262 bounces: 2, mode: racing, userfaults: 3593 4596 bounces: 1, mode: rnd, userfaults: 8045 7708 bounces: 0, mode:, userfaults: 3616 2779 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 32768 [PASS] --------------------------- running userfaultfd_hugetlb --------------------------- nr_pages: 64, nr_pages_per_cpu: 32 bounces: 31, mode: rnd racing ver poll, userfaults: 13 16 bounces: 30, mode: racing ver poll, userfaults: 8 12 bounces: 29, mode: rnd ver poll, userfaults: 17 13 bounces: 28, mode: ver poll, userfaults: 7 9 bounces: 27, mode: rnd racing poll, userfaults: 12 13 bounces: 26, mode: racing poll, userfaults: 11 18 bounces: 25, mode: rnd poll, userfaults: 16 17 bounces: 24, mode: poll, userfaults: 11 9 bounces: 23, mode: rnd racing ver, userfaults: 18 14 bounces: 22, mode: racing ver, userfaults: 10 11 bounces: 21, mode: rnd ver, userfaults: 17 17 bounces: 20, mode: ver, userfaults: 17 21 bounces: 19, mode: rnd racing, userfaults: 25 9 bounces: 18, mode: racing, userfaults: 14 10 bounces: 17, mode: rnd, userfaults: 29 6 bounces: 16, mode:, userfaults: 21 10 bounces: 15, mode: rnd racing ver poll, userfaults: 19 15 bounces: 14, mode: racing ver poll, userfaults: 10 8 bounces: 13, mode: rnd ver poll, userfaults: 16 13 bounces: 12, mode: ver poll, userfaults: 9 8 bounces: 11, mode: rnd racing poll, userfaults: 11 17 bounces: 10, mode: racing poll, userfaults: 8 4 bounces: 9, mode: rnd poll, userfaults: 15 7 bounces: 8, mode: poll, userfaults: 16 13 bounces: 7, mode: rnd racing ver, userfaults: 16 12 bounces: 6, mode: racing ver, userfaults: 10 13 bounces: 5, mode: rnd ver, userfaults: 22 15 bounces: 4, mode: ver, userfaults: 16 19 bounces: 3, mode: rnd racing, userfaults: 18 14 bounces: 2, mode: racing, userfaults: 8 3 bounces: 1, mode: rnd, userfaults: 19 12 bounces: 0, mode:, userfaults: 18 17 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 64 [PASS] ------------------------- running userfaultfd_shmem ------------------------- nr_pages: 32768, nr_pages_per_cpu: 16384 bounces: 31, mode: rnd racing ver poll, userfaults: 952 4613 bounces: 30, mode: racing ver poll, userfaults: 5965 933 bounces: 29, mode: rnd ver poll, userfaults: 4657 4474 bounces: 28, mode: ver poll, userfaults: 6737 6219 bounces: 27, mode: rnd racing poll, userfaults: 1540 4608 bounces: 26, mode: racing poll, userfaults: 2828 5560 bounces: 25, mode: rnd poll, userfaults: 4725 5586 bounces: 24, mode: poll, userfaults: 5526 4036 bounces: 23, mode: rnd racing ver, userfaults: 4374 3525 bounces: 22, mode: racing ver, userfaults: 3539 3076 bounces: 21, mode: rnd ver, userfaults: 5589 5200 bounces: 20, mode: ver, userfaults: 2999 2629 bounces: 19, mode: rnd racing, userfaults: 3456 4114 bounces: 18, mode: racing, userfaults: 5309 4279 bounces: 17, mode: rnd, userfaults: 4660 4934 bounces: 16, mode:, userfaults: 4554 4026 bounces: 15, mode: rnd racing ver poll, userfaults: 2651 3165 bounces: 14, mode: racing ver poll, userfaults: 1233 1422 bounces: 13, mode: rnd ver poll, userfaults: 4662 4908 bounces: 12, mode: ver poll, userfaults: 6739 6513 bounces: 11, mode: rnd racing poll, userfaults: 4339 2529 bounces: 10, mode: racing poll, userfaults: 5542 1817 bounces: 9, mode: rnd poll, userfaults: 4980 5655 bounces: 8, mode: poll, userfaults: 4049 4205 bounces: 7, mode: rnd racing ver, userfaults: 4235 3353 bounces: 6, mode: racing ver, userfaults: 4974 4570 bounces: 5, mode: rnd ver, userfaults: 4647 4608 bounces: 4, mode: ver, userfaults: 6322 6365 bounces: 3, mode: rnd racing, userfaults: 6326 2316 bounces: 2, mode: racing, userfaults: 4325 3840 bounces: 1, mode: rnd, userfaults: 5348 5317 bounces: 0, mode:, userfaults: 7319 7321 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 32768 [PASS] ----------------------- running compaction_test ----------------------- [ignored_by_lkp] [PASS] ---------------------- running on-fault-limit ---------------------- [PASS] -------------------- running map_populate -------------------- [PASS] -------------------- running mlock2-tests -------------------- Failed to make faulted page unevictable Failed to make faulted page unevictable Failed to make present page unevictable [FAIL] ----------------------------- running virtual_address_range ----------------------------- [PASS] ----------------------------- running virtual address 128TB switch test ----------------------------- [ignored_by_lkp] [PASS] not ok 1..1 selftests: vm: run_vmtests [FAIL] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm' watchdog test: not in Makefile 2019-02-17 20:28:56 make TARGETS=watchdog make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog' gcc watchdog-test.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog/watchdog-test make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog' ignored_by_lkp watchdog test ignored_by_lkp x86.mov_ss_trap test 2019-02-17 20:28:56 make run_tests -C x86 make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86' gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/single_step_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sysret_ss_attrs_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/syscall_nt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_mremap_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/check_initial_reg_state_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sigreturn_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/iopl_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/mpx-mini-test_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mpx-mini-test.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ioperm_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/protection_keys_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vsyscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/entry_from_vm86_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 entry_from_vm86.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/syscall_arg_fault_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_arg_fault.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_syscall_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_syscall_vdso.c thunks_32.S -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/unwind_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 unwind_vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_FCMOV_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCMOV.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_FCOMI_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCOMI.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_FISTTP_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FISTTP.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/vdso_restorer_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 vdso_restorer.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ldt_gdt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ptrace_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c raw_syscall_helper_32.S -lrt -ldl -lm gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/single_step_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sysret_ss_attrs_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c thunks.S -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/syscall_nt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_mremap_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/check_initial_reg_state_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sigreturn_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/iopl_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/mpx-mini-test_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mpx-mini-test.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ioperm_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/protection_keys_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vsyscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/fsgsbase_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgsbase.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sysret_rip_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_rip.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ldt_gdt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ptrace_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c -lrt -ldl TAP version 13 selftests: x86: single_step_syscall_32 ======================================== [RUN] Set TF and check nop [OK] Survived with TF set and 14 traps [RUN] Set TF and check int80 [OK] Survived with TF set and 14 traps [RUN] Set TF and check a fast syscall [OK] Survived with TF set and 43 traps [RUN] Fast syscall with TF cleared [OK] Nothing unexpected happened ok 1..1 selftests: x86: single_step_syscall_32 [PASS] selftests: x86: sysret_ss_attrs_32 ======================================== [RUN] Syscalls followed by SS validation [OK] We survived ok 1..2 selftests: x86: sysret_ss_attrs_32 [PASS] selftests: x86: syscall_nt_32 ======================================== [RUN] Set NT and issue a syscall [OK] The syscall worked and flags are still set [RUN] Set NT|TF and issue a syscall [OK] The syscall worked and flags are still set ok 1..3 selftests: x86: syscall_nt_32 [PASS] selftests: x86: test_mremap_vdso_32 ======================================== AT_SYSINFO_EHDR is 0xf7f0a000 [NOTE] Moving vDSO: [0xf7f0a000, 0xf7f0b000] -> [0xf7f32000, 0xf7f33000] [OK] ok 1..4 selftests: x86: test_mremap_vdso_32 [PASS] selftests: x86: check_initial_reg_state_32 ======================================== [OK] All GPRs except SP are 0 [OK] FLAGS is 0x202 ok 1..5 selftests: x86: check_initial_reg_state_32 [PASS] selftests: x86: sigreturn_32 ======================================== [OK] set_thread_area refused 16-bit data [OK] set_thread_area refused 16-bit data [RUN] Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 64-bit CS (33), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 16-bit SS (3f) [OK] all registers okay [RUN] 64-bit CS (33), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 32-bit CS (23), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 16-bit CS (37), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 64-bit CS (33), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 32-bit CS (23), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 16-bit CS (37), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 32-bit CS (4f), bogus SS (2b) [OK] Got #NP(0x4c) (i.e. LDT index 9, Bus error) [RUN] 32-bit CS (23), bogus SS (57) [OK] Got #GP(0x0) (i.e. Segmentation fault) ok 1..6 selftests: x86: sigreturn_32 [PASS] selftests: x86: iopl_32 ======================================== child: set IOPL to 3 [RUN] child: write to 0x80 [OK] Child succeeded [RUN] parent: write to 0x80 (should fail) [OK] write was denied iopl(3) Drop privileges [RUN] iopl(3) unprivileged but with IOPL==3 [RUN] iopl(0) unprivileged [RUN] iopl(3) unprivileged [OK] Failed as expected ok 1..7 selftests: x86: iopl_32 [PASS] selftests: x86: mpx-mini-test_32 ======================================== processor lacks MPX XSTATE(s), can not run MPX tests XSAVE is supported by HW & OS XSAVE processor supported state mask: 0x7 XSAVE OS supported state mask: 0x7 ok 1..8 selftests: x86: mpx-mini-test_32 [PASS] selftests: x86: ioperm_32 ======================================== [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] child: check that we inherited permissions [OK] outb to 0x80 worked [OK] outb to 0xed failed [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [OK] Child succeeded Drop privileges [RUN] disable 0x80 [OK] it worked [RUN] enable 0x80 again [OK] it failed ok 1..9 selftests: x86: ioperm_32 [PASS] selftests: x86: protection_keys_32 ======================================== has pku: 0 running PKEY tests for unsupported CPU/OS ok 1..10 selftests: x86: protection_keys_32 [PASS] selftests: x86: test_vdso_32 ======================================== Warning: failed to find getcpu in vDSO [RUN] Testing clock_gettime for clock CLOCK_REALTIME (0)... 1550406543.760686908 1550406543.760691882 1550406543.760692427 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC (1)... 620.442148469 620.442148833 620.442149251 [RUN] Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)... 0.000729669 0.000730516 0.000731225 [RUN] Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)... 0.000734202 0.000734861 0.000735552 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)... 620.092138037 620.092138645 620.092139307 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)... 1550406543.760446639 1550406543.760446639 1550406543.760446639 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)... 620.441898638 620.441898638 620.441898638 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME (7)... 620.442169869 620.442170499 620.442171112 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)... 1550406543.760729780 1550406543.760730473 1550406543.760731210 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)... 620.442185511 620.442186204 620.442186909 [RUN] Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)... [OK] No such clock. [RUN] Testing clock_gettime for clock CLOCK_TAI (11)... 1550406543.760740018 1550406543.760740375 1550406543.760740769 [RUN] Testing clock_gettime for clock invalid (-1)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (-2147483648)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (2147483647)... [OK] No such clock. [RUN] Testing gettimeofday... 1550406543.760748 1550406543.760748 1550406543.760749 [OK] timezones match: minuteswest=-480, dsttime=0 [RUN] Testing getcpu... [OK] CPU 0: syscall: cpu 0, node 0 [OK] CPU 1: syscall: cpu 1, node 0 ok 1..11 selftests: x86: test_vdso_32 [PASS] selftests: x86: test_vsyscall_32 ======================================== [NOTE] failed to find getcpu in vDSO [RUN] test gettimeofday() vDSO time offsets: 0.000005 0.000000 [OK] vDSO gettimeofday()'s timeval was okay [RUN] test time() [OK] vDSO time() is okay [RUN] getcpu() on CPU 0 [RUN] getcpu() on CPU 1 ok 1..12 selftests: x86: test_vsyscall_32 [PASS] selftests: x86: entry_from_vm86_32 ======================================== [RUN] #BR from vm86 mode [SKIP] vm86 not supported [RUN] SYSENTER from vm86 mode [SKIP] vm86 not supported [RUN] SYSCALL from vm86 mode [SKIP] vm86 not supported [RUN] STI with VIP set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP set and IF clear from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP and IF set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP clear and IF set from vm86 mode [SKIP] vm86 not supported [RUN] INT3 from vm86 mode [SKIP] vm86 not supported [RUN] int80 from vm86 mode [SKIP] vm86 not supported [RUN] UMIP tests from vm86 mode [SKIP] vm86 not supported [INFO] Result from SMSW:[0x0000] [INFO] Result from SIDT: limit[0x0000]base[0x00000000] [INFO] Result from SGDT: limit[0x0000]base[0x00000000] [PASS] All the results from SMSW are identical. [PASS] All the results from SGDT are identical. [PASS] All the results from SIDT are identical. [RUN] STR instruction from vm86 mode [SKIP] vm86 not supported [RUN] SLDT instruction from vm86 mode [SKIP] vm86 not supported [RUN] Execute null pointer from vm86 mode [SKIP] vm86 not supported ok 1..13 selftests: x86: entry_from_vm86_32 [PASS] selftests: x86: syscall_arg_fault_32 ======================================== [RUN] SYSENTER with invalid state [OK] Seems okay [RUN] SYSCALL with invalid state [SKIP] Illegal instruction ok 1..14 selftests: x86: syscall_arg_fault_32 [PASS] [RUN] #BR from vm86 mode [SKIP] vm86 not supported [RUN] SYSENTER from vm86 mode [SKIP] vm86 not supported [RUN] SYSCALL from vm86 mode [SKIP] vm86 not supported [RUN] STI with VIP set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP set and IF clear from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP and IF set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP clear and IF set from vm86 mode [SKIP] vm86 not supported [RUN] INT3 from vm86 mode [SKIP] vm86 not supported [RUN] int80 from vm86 mode [SKIP] vm86 not supported [RUN] UMIP tests from vm86 mode [SKIP] vm86 not supported [INFO] Result from SMSW:[0x0000] [INFO] Result from SIDT: limit[0x0000]base[0x00000000] [INFO] Result from SGDT: limit[0x0000]base[0x00000000] [PASS] All the results from SMSW are identical. [PASS] All the results from SGDT are identical. [PASS] All the results from SIDT are identical. [RUN] STR instruction from vm86 mode [SKIP] vm86 not supported [RUN] SLDT instruction from vm86 mode [SKIP] vm86 not supported [RUN] Execute null pointer from vm86 mode [SKIP] vm86 not supported selftests: x86: test_syscall_vdso_32 ======================================== [RUN] Executing 6-argument 32-bit syscall via VDSO [WARN] Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c [WARN] Flags after=0000000000200606 id 0 00 d i 0 0 p 1 [WARN] Flags change=00000000000008d1 0 00 o s z 0 a 0 0 c [OK] Arguments are preserved across syscall [NOTE] R11 has changed:0000000000200606 - assuming clobbered by SYSRET insn [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via INT 80 [OK] Arguments are preserved across syscall [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via VDSO [WARN] Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c [WARN] Flags after=0000000000200606 id 0 00 d i 0 0 p 1 [WARN] Flags change=00000000000008d1 0 00 o s z 0 a 0 0 c [OK] Arguments are preserved across syscall [NOTE] R11 has changed:0000000000200606 - assuming clobbered by SYSRET insn [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via INT 80 [OK] Arguments are preserved across syscall [OK] R8..R15 did not leak kernel data [RUN] Running tests under ptrace ok 1..15 selftests: x86: test_syscall_vdso_32 [PASS] selftests: x86: unwind_vdso_32 ======================================== AT_SYSINFO is 0xf7fbe940 [OK] AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7fbe000 [RUN] Set TF and check a fast syscall In vsyscall at 0xf7fbe940, returning to 0xf7daa877 SIGTRAP at 0xf7fbe940 0xf7fbe940 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe941 0xf7fbe941 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe942 0xf7fbe942 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe943 0xf7fbe943 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe945 0xf7fbe945 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94a 0xf7fbe94a 0xf7daa877 [OK] NR = 9970, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94b 0xf7fbe94b 0xf7daa877 [OK] NR = 9970, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94c 0xf7fbe94c 0xf7daa877 [OK] NR = 9970, args = 1, 2, 3, 4, 5, 6 Vsyscall is done [OK] All is well ok 1..16 selftests: x86: unwind_vdso_32 [PASS] selftests: x86: test_FCMOV_32 ======================================== [RUN] Testing fcmovCC instructions [OK] fcmovCC ok 1..17 selftests: x86: test_FCMOV_32 [PASS] selftests: x86: test_FCOMI_32 ======================================== [RUN] Testing f[u]comi[p] instructions [OK] f[u]comi[p] ok 1..18 selftests: x86: test_FCOMI_32 [PASS] selftests: x86: test_FISTTP_32 ======================================== [RUN] Testing fisttp instructions [OK] fisttp ok 1..19 selftests: x86: test_FISTTP_32 [PASS] selftests: x86: vdso_restorer_32 ======================================== [OK] SA_SIGINFO handler returned successfully [OK] !SA_SIGINFO handler returned successfully ok 1..20 selftests: x86: vdso_restorer_32 [PASS] selftests: x86: ldt_gdt_32 ======================================== [NOTE] set_thread_area is available; will use GDT index 13 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 1 is invalid [OK] LDT entry 0 is invalid [NOTE] set_thread_area is available; will use GDT index 13 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] Child succeeded [RUN] Test size [DONE] Size test [OK] modify_ldt failure 22 [OK] LDT entry 0 has AR 0x0000F300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x0000F100 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000001 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000000 [OK] LDT entry 0 is invalid [OK] LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF [OK] GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF [OK] LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] LDT entry 0 is invalid [RUN] Cross-CPU LDT invalidation [OK] All 5 iterations succeeded [RUN] Test exec [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A [OK] Child succeeded [OK] Invalidate DS with set_thread_area: new DS = 0x0 [OK] Invalidate ES with set_thread_area: new ES = 0x0 [OK] Invalidate FS with set_thread_area: new FS = 0x0 [OK] Invalidate GS with set_thread_area: new GS = 0x0 ok 1..21 selftests: x86: ldt_gdt_32 [PASS] selftests: x86: ptrace_syscall_32 ======================================== [RUN] Check int80 return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] Check AT_SYSINFO return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] ptrace-induced syscall restart [RUN] SYSEMU [OK] Initial nr and args are correct [RUN] Restart the syscall (ip = 0xf7fb7949) [OK] Restarted nr and args are correct [RUN] Change nr and args and restart the syscall (ip = 0xf7fb7949) [OK] Replacement nr and args are correct [OK] Child exited cleanly [RUN] kernel syscall restart under ptrace [RUN] SYSCALL [OK] Initial nr and args are correct [RUN] SYSCALL [OK] Args after SIGUSR1 are correct (ax = -514) [OK] Child got SIGUSR1 [RUN] Step again [OK] pause(2) restarted correctly ok 1..22 selftests: x86: ptrace_syscall_32 [PASS] selftests: x86: single_step_syscall_64 ======================================== [RUN] Set TF and check nop [OK] Survived with TF set and 9 traps [RUN] Set TF and check syscall-less opportunistic sysret [OK] Survived with TF set and 12 traps [RUN] Set TF and check int80 [OK] Survived with TF set and 9 traps [RUN] Set TF and check a fast syscall [OK] Survived with TF set and 22 traps [RUN] Fast syscall with TF cleared [OK] Nothing unexpected happened ok 1..23 selftests: x86: single_step_syscall_64 [PASS] selftests: x86: sysret_ss_attrs_64 ======================================== [RUN] Syscalls followed by SS validation [OK] We survived ok 1..24 selftests: x86: sysret_ss_attrs_64 [PASS] selftests: x86: syscall_nt_64 ======================================== [RUN] Set NT and issue a syscall [OK] The syscall worked and flags are still set [RUN] Set NT|TF and issue a syscall [OK] The syscall worked and flags are still set ok 1..25 selftests: x86: syscall_nt_64 [PASS] selftests: x86: test_mremap_vdso_64 ======================================== AT_SYSINFO_EHDR is 0x7fff79f20000 [NOTE] Moving vDSO: [0x7fff79f20000, 0x7fff79f21000] -> [0x7fc06a892000, 0x7fc06a893000] [OK] ok 1..26 selftests: x86: test_mremap_vdso_64 [PASS] selftests: x86: check_initial_reg_state_64 ======================================== [OK] All GPRs except SP are 0 [OK] FLAGS is 0x202 ok 1..27 selftests: x86: check_initial_reg_state_64 [PASS] selftests: x86: sigreturn_64 ======================================== [OK] set_thread_area refused 16-bit data [OK] set_thread_area refused 16-bit data [RUN] Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 64-bit CS (33), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 16-bit SS (3f) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) Corrupting SS on return to 64-bit mode [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) Corrupting SS on return to 64-bit mode [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] 64-bit CS (33), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 32-bit CS (23), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 16-bit CS (37), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 64-bit CS (33), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 32-bit CS (23), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 16-bit CS (37), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 32-bit CS (4f), bogus SS (2b) [OK] Got #NP(0x4c) (i.e. LDT index 9, Bus error) [RUN] 32-bit CS (23), bogus SS (57) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] Clear UC_STRICT_RESTORE_SS and corrupt SS [OK] It worked ok 1..28 selftests: x86: sigreturn_64 [PASS] selftests: x86: iopl_64 ======================================== child: set IOPL to 3 [RUN] child: write to 0x80 [OK] Child succeeded [RUN] parent: write to 0x80 (should fail) [OK] write was denied iopl(3) Drop privileges [RUN] iopl(3) unprivileged but with IOPL==3 [RUN] iopl(0) unprivileged [RUN] iopl(3) unprivileged [OK] Failed as expected ok 1..29 selftests: x86: iopl_64 [PASS] selftests: x86: mpx-mini-test_64 ======================================== processor lacks MPX XSTATE(s), can not run MPX tests XSAVE is supported by HW & OS XSAVE processor supported state mask: 0x7 XSAVE OS supported state mask: 0x7 ok 1..30 selftests: x86: mpx-mini-test_64 [PASS] selftests: x86: ioperm_64 ======================================== [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] child: check that we inherited permissions [OK] outb to 0x80 worked [OK] outb to 0xed failed [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [OK] Child succeeded Drop privileges [RUN] disable 0x80 [OK] it worked [RUN] enable 0x80 again [OK] it failed ok 1..31 selftests: x86: ioperm_64 [PASS] selftests: x86: protection_keys_64 ======================================== has pku: 0 running PKEY tests for unsupported CPU/OS ok 1..32 selftests: x86: protection_keys_64 [PASS] selftests: x86: test_vdso_64 ======================================== [RUN] Testing clock_gettime for clock CLOCK_REALTIME (0)... 1550406544.155541322 1550406544.155546385 1550406544.155546918 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC (1)... 620.837001654 620.837002024 620.837002431 [RUN] Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)... 0.000599003 0.000600001 0.000600782 [RUN] Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)... 0.000602893 0.000603666 0.000604448 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)... 620.486989405 620.486990045 620.486990718 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)... 1550406544.154446639 1550406544.154446639 1550406544.154446639 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)... 620.835898638 620.835898638 620.835898638 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME (7)... 620.837019749 620.837020415 620.837021128 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)... 1550406544.155583052 1550406544.156406993 1550406544.156407758 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)... 620.837861931 620.837862678 620.837863421 [RUN] Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)... [OK] No such clock. [RUN] Testing clock_gettime for clock CLOCK_TAI (11)... 1550406544.156416536 1550406544.156416961 1550406544.156417379 [RUN] Testing clock_gettime for clock invalid (-1)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (-2147483648)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (2147483647)... [OK] No such clock. [RUN] Testing gettimeofday... 1550406544.156424 1550406544.156424 1550406544.156424 [OK] timezones match: minuteswest=-480, dsttime=0 [RUN] Testing getcpu... [OK] CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsyscall: cpu 0, node 0 [OK] CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsyscall: cpu 1, node 0 ok 1..33 selftests: x86: test_vdso_64 [PASS] selftests: x86: test_vsyscall_64 ======================================== vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0 [vsyscall] vsyscall permissions are r-x [RUN] test gettimeofday() vDSO time offsets: 0.000004 0.000002 [OK] vDSO gettimeofday()'s timeval was okay vsyscall time offsets: 0.000005 0.000001 [OK] vsyscall gettimeofday()'s timeval was okay [RUN] test time() [OK] vDSO time() is okay [OK] vsyscall time() is okay [RUN] getcpu() on CPU 0 [OK] vDSO reported correct CPU [OK] vDSO reported correct node [OK] vsyscall reported correct CPU [OK] vsyscall reported correct node [RUN] getcpu() on CPU 1 [OK] vDSO reported correct CPU [OK] vDSO reported correct node [OK] vsyscall reported correct CPU [OK] vsyscall reported correct node [RUN] Checking read access to the vsyscall page [OK] got expected result [RUN] checking that vsyscalls are emulated [OK] vsyscalls are emulated (1 instructions in vsyscall page) ok 1..34 selftests: x86: test_vsyscall_64 [PASS] selftests: x86: fsgsbase_64 ======================================== [RUN] ARCH_SET_GS to 0x0 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x1 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x200000000 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x0 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x200000000 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x1 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x0 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x1 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x200000000 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x200000000 then mov 0 to %gs and schedule [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0), clear gs, then manipulate GSBASE in a different thread other thread: using LDT slot 0 [OK] GSBASE remained 0 ok 1..35 selftests: x86: fsgsbase_64 [PASS] selftests: x86: sysret_rip_64 ======================================== [RUN] sigreturn to 0x800000000000 [OK] Got SIGSEGV at RIP=0x800000000000 [RUN] sigreturn to 0x1000000000000 [OK] Got SIGSEGV at RIP=0x1000000000000 [RUN] sigreturn to 0x2000000000000 [OK] Got SIGSEGV at RIP=0x2000000000000 [RUN] sigreturn to 0x4000000000000 [OK] Got SIGSEGV at RIP=0x4000000000000 [RUN] sigreturn to 0x8000000000000 [OK] Got SIGSEGV at RIP=0x8000000000000 [RUN] sigreturn to 0x10000000000000 [OK] Got SIGSEGV at RIP=0x10000000000000 [RUN] sigreturn to 0x20000000000000 [OK] Got SIGSEGV at RIP=0x20000000000000 [RUN] sigreturn to 0x40000000000000 [OK] Got SIGSEGV at RIP=0x40000000000000 [RUN] sigreturn to 0x80000000000000 [OK] Got SIGSEGV at RIP=0x80000000000000 [RUN] sigreturn to 0x100000000000000 [OK] Got SIGSEGV at RIP=0x100000000000000 [RUN] sigreturn to 0x200000000000000 [OK] Got SIGSEGV at RIP=0x200000000000000 [RUN] sigreturn to 0x400000000000000 [OK] Got SIGSEGV at RIP=0x400000000000000 [RUN] sigreturn to 0x800000000000000 [OK] Got SIGSEGV at RIP=0x800000000000000 [RUN] sigreturn to 0x1000000000000000 [OK] Got SIGSEGV at RIP=0x1000000000000000 [RUN] sigreturn to 0x2000000000000000 [OK] Got SIGSEGV at RIP=0x2000000000000000 [RUN] sigreturn to 0x4000000000000000 [OK] Got SIGSEGV at RIP=0x4000000000000000 [RUN] sigreturn to 0x8000000000000000 [OK] Got SIGSEGV at RIP=0x8000000000000000 [RUN] Trying a SYSCALL that falls through to 0x7fffffffe000 [OK] We survived [RUN] Trying a SYSCALL that falls through to 0x7ffffffff000 [OK] We survived [RUN] Trying a SYSCALL that falls through to 0x800000000000 [OK] mremap to 0x7ffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xfffffffff000 [OK] mremap to 0xffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x1000000000000 [OK] mremap to 0xfffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1fffffffff000 [OK] mremap to 0x1ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x2000000000000 [OK] mremap to 0x1fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3fffffffff000 [OK] mremap to 0x3ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x4000000000000 [OK] mremap to 0x3fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7fffffffff000 [OK] mremap to 0x7ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x8000000000000 [OK] mremap to 0x7fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xffffffffff000 [OK] mremap to 0xfffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x10000000000000 [OK] mremap to 0xffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1ffffffffff000 [OK] mremap to 0x1fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x20000000000000 [OK] mremap to 0x1ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3ffffffffff000 [OK] mremap to 0x3fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x40000000000000 [OK] mremap to 0x3ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7ffffffffff000 [OK] mremap to 0x7fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x80000000000000 [OK] mremap to 0x7ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xfffffffffff000 [OK] mremap to 0xffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x100000000000000 [OK] mremap to 0xfffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1fffffffffff000 [OK] mremap to 0x1ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x200000000000000 [OK] mremap to 0x1fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3fffffffffff000 [OK] mremap to 0x3ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x400000000000000 [OK] mremap to 0x3fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7fffffffffff000 [OK] mremap to 0x7ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x800000000000000 [OK] mremap to 0x7fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xffffffffffff000 [OK] mremap to 0xfffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x1000000000000000 [OK] mremap to 0xffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1ffffffffffff000 [OK] mremap to 0x1fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x2000000000000000 [OK] mremap to 0x1ffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3ffffffffffff000 [OK] mremap to 0x3fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x4000000000000000 [OK] mremap to 0x3ffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7ffffffffffff000 [OK] mremap to 0x7fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x8000000000000000 [OK] mremap to 0x7ffffffffffff000 failed ok 1..36 selftests: x86: sysret_rip_64 [PASS] selftests: x86: ldt_gdt_64 ======================================== [NOTE] set_thread_area is available; will use GDT index 12 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 1 is invalid [OK] LDT entry 0 is invalid [NOTE] set_thread_area is available; will use GDT index 12 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] Child succeeded [RUN] Test size [DONE] Size test [OK] modify_ldt failure 22 [OK] LDT entry 0 has AR 0x0000F300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x0000F100 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000001 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000000 [OK] LDT entry 0 is invalid [OK] LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF [OK] LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] LDT entry 0 is invalid [RUN] Cross-CPU LDT invalidation [OK] All 5 iterations succeeded [RUN] Test exec [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A [OK] Child succeeded [OK] Invalidate DS with set_thread_area: new DS = 0x0 [OK] Invalidate ES with set_thread_area: new ES = 0x0 [OK] Invalidate FS with set_thread_area: new FS = 0x0 [OK] New FSBASE was zero [OK] Invalidate GS with set_thread_area: new GS = 0x0 [OK] New GSBASE was zero ok 1..37 selftests: x86: ldt_gdt_64 [PASS] selftests: x86: ptrace_syscall_64 ======================================== [RUN] Check int80 return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] ptrace-induced syscall restart [RUN] SYSEMU [OK] Initial nr and args are correct [RUN] Restart the syscall (ip = 0x7fd96d28b309) [OK] Restarted nr and args are correct [RUN] Change nr and args and restart the syscall (ip = 0x7fd96d28b309) [OK] Replacement nr and args are correct [OK] Child exited cleanly [RUN] kernel syscall restart under ptrace [RUN] SYSCALL [OK] Initial nr and args are correct [RUN] SYSCALL [OK] Args after SIGUSR1 are correct (ax = -514) [OK] Child got SIGUSR1 [RUN] Step again [OK] pause(2) restarted correctly ok 1..38 selftests: x86: ptrace_syscall_64 [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86' ignored_by_lkp zram test To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp qemu -k job-script # job-script is attached in this email Thanks, Rong Chen --SWTRyWv/ijrBap1m Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="config-5.0.0-rc1-00001-g60b119c" # # Automatically generated file; DO NOT EDIT. # Linux/x86_64 5.0.0-rc1 Kernel Configuration # # # Compiler: gcc-7 (Debian 7.3.0-1) 7.3.0 # CONFIG_CC_IS_GCC=y CONFIG_GCC_VERSION=70300 CONFIG_CLANG_VERSION=0 CONFIG_CC_HAS_ASM_GOTO=y CONFIG_IRQ_WORK=y CONFIG_BUILDTIME_EXTABLE_SORT=y CONFIG_THREAD_INFO_IN_TASK=y # # General setup # CONFIG_INIT_ENV_ARG_LIMIT=32 # CONFIG_COMPILE_TEST is not set CONFIG_LOCALVERSION="" CONFIG_LOCALVERSION_AUTO=y CONFIG_BUILD_SALT="" CONFIG_HAVE_KERNEL_GZIP=y CONFIG_HAVE_KERNEL_BZIP2=y CONFIG_HAVE_KERNEL_LZMA=y CONFIG_HAVE_KERNEL_XZ=y CONFIG_HAVE_KERNEL_LZO=y CONFIG_HAVE_KERNEL_LZ4=y CONFIG_KERNEL_GZIP=y # CONFIG_KERNEL_BZIP2 is not set # CONFIG_KERNEL_LZMA is not set # CONFIG_KERNEL_XZ is not set # CONFIG_KERNEL_LZO is not set # CONFIG_KERNEL_LZ4 is not set CONFIG_DEFAULT_HOSTNAME="(none)" CONFIG_SWAP=y CONFIG_SYSVIPC=y CONFIG_SYSVIPC_SYSCTL=y CONFIG_POSIX_MQUEUE=y CONFIG_POSIX_MQUEUE_SYSCTL=y CONFIG_CROSS_MEMORY_ATTACH=y CONFIG_USELIB=y CONFIG_AUDIT=y CONFIG_HAVE_ARCH_AUDITSYSCALL=y CONFIG_AUDITSYSCALL=y # # IRQ subsystem # CONFIG_GENERIC_IRQ_PROBE=y CONFIG_GENERIC_IRQ_SHOW=y CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y CONFIG_GENERIC_PENDING_IRQ=y CONFIG_GENERIC_IRQ_MIGRATION=y CONFIG_IRQ_DOMAIN=y CONFIG_IRQ_SIM=y CONFIG_IRQ_DOMAIN_HIERARCHY=y CONFIG_GENERIC_MSI_IRQ=y CONFIG_GENERIC_MSI_IRQ_DOMAIN=y CONFIG_GENERIC_IRQ_MATRIX_ALLOCATOR=y CONFIG_GENERIC_IRQ_RESERVATION_MODE=y CONFIG_IRQ_FORCED_THREADING=y CONFIG_SPARSE_IRQ=y # CONFIG_GENERIC_IRQ_DEBUGFS is not set CONFIG_CLOCKSOURCE_WATCHDOG=y CONFIG_ARCH_CLOCKSOURCE_DATA=y CONFIG_ARCH_CLOCKSOURCE_INIT=y CONFIG_CLOCKSOURCE_VALIDATE_LAST_CYCLE=y CONFIG_GENERIC_TIME_VSYSCALL=y CONFIG_GENERIC_CLOCKEVENTS=y CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y CONFIG_GENERIC_CLOCKEVENTS_MIN_ADJUST=y CONFIG_GENERIC_CMOS_UPDATE=y # # Timers subsystem # CONFIG_TICK_ONESHOT=y CONFIG_NO_HZ_COMMON=y # CONFIG_HZ_PERIODIC is not set # CONFIG_NO_HZ_IDLE is not set CONFIG_NO_HZ_FULL=y CONFIG_NO_HZ=y CONFIG_HIGH_RES_TIMERS=y # CONFIG_PREEMPT_NONE is not set CONFIG_PREEMPT_VOLUNTARY=y # CONFIG_PREEMPT is not set CONFIG_PREEMPT_COUNT=y # # CPU/Task time and stats accounting # CONFIG_VIRT_CPU_ACCOUNTING=y CONFIG_VIRT_CPU_ACCOUNTING_GEN=y # CONFIG_IRQ_TIME_ACCOUNTING is not set CONFIG_HAVE_SCHED_AVG_IRQ=y CONFIG_BSD_PROCESS_ACCT=y CONFIG_BSD_PROCESS_ACCT_V3=y CONFIG_TASKSTATS=y CONFIG_TASK_DELAY_ACCT=y CONFIG_TASK_XACCT=y CONFIG_TASK_IO_ACCOUNTING=y # CONFIG_PSI is not set CONFIG_CPU_ISOLATION=y # # RCU Subsystem # CONFIG_TREE_RCU=y # CONFIG_RCU_EXPERT is not set CONFIG_SRCU=y CONFIG_TREE_SRCU=y CONFIG_TASKS_RCU=y CONFIG_RCU_STALL_COMMON=y CONFIG_RCU_NEED_SEGCBLIST=y CONFIG_CONTEXT_TRACKING=y # CONFIG_CONTEXT_TRACKING_FORCE is not set CONFIG_RCU_NOCB_CPU=y CONFIG_BUILD_BIN2C=y CONFIG_IKCONFIG=y CONFIG_IKCONFIG_PROC=y CONFIG_LOG_BUF_SHIFT=20 CONFIG_LOG_CPU_MAX_BUF_SHIFT=12 CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=13 CONFIG_HAVE_UNSTABLE_SCHED_CLOCK=y CONFIG_ARCH_SUPPORTS_NUMA_BALANCING=y CONFIG_ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH=y CONFIG_ARCH_SUPPORTS_INT128=y CONFIG_NUMA_BALANCING=y CONFIG_NUMA_BALANCING_DEFAULT_ENABLED=y CONFIG_CGROUPS=y CONFIG_PAGE_COUNTER=y CONFIG_MEMCG=y CONFIG_MEMCG_SWAP=y CONFIG_MEMCG_SWAP_ENABLED=y CONFIG_MEMCG_KMEM=y CONFIG_BLK_CGROUP=y # CONFIG_DEBUG_BLK_CGROUP is not set CONFIG_CGROUP_WRITEBACK=y CONFIG_CGROUP_SCHED=y CONFIG_FAIR_GROUP_SCHED=y CONFIG_CFS_BANDWIDTH=y CONFIG_RT_GROUP_SCHED=y CONFIG_CGROUP_PIDS=y CONFIG_CGROUP_RDMA=y CONFIG_CGROUP_FREEZER=y CONFIG_CGROUP_HUGETLB=y CONFIG_CPUSETS=y CONFIG_PROC_PID_CPUSET=y CONFIG_CGROUP_DEVICE=y # CONFIG_CGROUP_CPUACCT is not set CONFIG_CGROUP_PERF=y CONFIG_CGROUP_BPF=y # CONFIG_CGROUP_DEBUG is not set CONFIG_SOCK_CGROUP_DATA=y CONFIG_NAMESPACES=y CONFIG_UTS_NS=y CONFIG_IPC_NS=y CONFIG_USER_NS=y CONFIG_PID_NS=y CONFIG_NET_NS=y CONFIG_CHECKPOINT_RESTORE=y CONFIG_SCHED_AUTOGROUP=y # CONFIG_SYSFS_DEPRECATED is not set CONFIG_RELAY=y CONFIG_BLK_DEV_INITRD=y CONFIG_INITRAMFS_SOURCE="" CONFIG_RD_GZIP=y CONFIG_RD_BZIP2=y CONFIG_RD_LZMA=y CONFIG_RD_XZ=y CONFIG_RD_LZO=y CONFIG_RD_LZ4=y CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y # CONFIG_CC_OPTIMIZE_FOR_SIZE is not set CONFIG_SYSCTL=y CONFIG_ANON_INODES=y CONFIG_HAVE_UID16=y CONFIG_SYSCTL_EXCEPTION_TRACE=y CONFIG_HAVE_PCSPKR_PLATFORM=y CONFIG_BPF=y CONFIG_EXPERT=y CONFIG_UID16=y CONFIG_MULTIUSER=y CONFIG_SGETMASK_SYSCALL=y CONFIG_SYSFS_SYSCALL=y # CONFIG_SYSCTL_SYSCALL is not set CONFIG_FHANDLE=y CONFIG_POSIX_TIMERS=y CONFIG_PRINTK=y CONFIG_PRINTK_NMI=y CONFIG_BUG=y CONFIG_ELF_CORE=y CONFIG_PCSPKR_PLATFORM=y CONFIG_BASE_FULL=y CONFIG_FUTEX=y CONFIG_FUTEX_PI=y CONFIG_EPOLL=y CONFIG_SIGNALFD=y CONFIG_TIMERFD=y CONFIG_EVENTFD=y CONFIG_SHMEM=y CONFIG_AIO=y CONFIG_ADVISE_SYSCALLS=y CONFIG_MEMBARRIER=y CONFIG_KALLSYMS=y CONFIG_KALLSYMS_ALL=y CONFIG_KALLSYMS_ABSOLUTE_PERCPU=y CONFIG_KALLSYMS_BASE_RELATIVE=y CONFIG_BPF_SYSCALL=y # CONFIG_BPF_JIT_ALWAYS_ON is not set CONFIG_USERFAULTFD=y CONFIG_ARCH_HAS_MEMBARRIER_SYNC_CORE=y CONFIG_RSEQ=y # CONFIG_DEBUG_RSEQ is not set CONFIG_EMBEDDED=y CONFIG_HAVE_PERF_EVENTS=y # CONFIG_PC104 is not set # # Kernel Performance Events And Counters # CONFIG_PERF_EVENTS=y # CONFIG_DEBUG_PERF_USE_VMALLOC is not set CONFIG_VM_EVENT_COUNTERS=y CONFIG_SLUB_DEBUG=y # CONFIG_SLUB_MEMCG_SYSFS_ON is not set # CONFIG_COMPAT_BRK is not set # CONFIG_SLAB is not set CONFIG_SLUB=y # CONFIG_SLOB is not set CONFIG_SLAB_MERGE_DEFAULT=y # CONFIG_SLAB_FREELIST_RANDOM is not set # CONFIG_SLAB_FREELIST_HARDENED is not set CONFIG_SLUB_CPU_PARTIAL=y CONFIG_SYSTEM_DATA_VERIFICATION=y CONFIG_PROFILING=y CONFIG_TRACEPOINTS=y CONFIG_64BIT=y CONFIG_X86_64=y CONFIG_X86=y CONFIG_INSTRUCTION_DECODER=y CONFIG_OUTPUT_FORMAT="elf64-x86-64" CONFIG_ARCH_DEFCONFIG="arch/x86/configs/x86_64_defconfig" CONFIG_LOCKDEP_SUPPORT=y CONFIG_STACKTRACE_SUPPORT=y CONFIG_MMU=y CONFIG_ARCH_MMAP_RND_BITS_MIN=28 CONFIG_ARCH_MMAP_RND_BITS_MAX=32 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=8 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16 CONFIG_GENERIC_ISA_DMA=y CONFIG_GENERIC_BUG=y CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y CONFIG_GENERIC_HWEIGHT=y CONFIG_ARCH_MAY_HAVE_PC_FDC=y CONFIG_RWSEM_XCHGADD_ALGORITHM=y CONFIG_GENERIC_CALIBRATE_DELAY=y CONFIG_ARCH_HAS_CPU_RELAX=y CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y CONFIG_ARCH_HAS_FILTER_PGPROT=y CONFIG_HAVE_SETUP_PER_CPU_AREA=y CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK=y CONFIG_NEED_PER_CPU_PAGE_FIRST_CHUNK=y CONFIG_ARCH_HIBERNATION_POSSIBLE=y CONFIG_ARCH_SUSPEND_POSSIBLE=y CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y CONFIG_ARCH_WANT_GENERAL_HUGETLB=y CONFIG_ZONE_DMA32=y CONFIG_AUDIT_ARCH=y CONFIG_ARCH_SUPPORTS_OPTIMIZED_INLINING=y CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y CONFIG_HAVE_INTEL_TXT=y CONFIG_X86_64_SMP=y CONFIG_ARCH_SUPPORTS_UPROBES=y CONFIG_FIX_EARLYCON_MEM=y CONFIG_PGTABLE_LEVELS=4 CONFIG_CC_HAS_SANE_STACKPROTECTOR=y # # Processor type and features # CONFIG_ZONE_DMA=y CONFIG_SMP=y CONFIG_X86_FEATURE_NAMES=y CONFIG_X86_X2APIC=y CONFIG_X86_MPPARSE=y # CONFIG_GOLDFISH is not set CONFIG_RETPOLINE=y # CONFIG_RESCTRL is not set CONFIG_X86_EXTENDED_PLATFORM=y # CONFIG_X86_NUMACHIP is not set # CONFIG_X86_VSMP is not set CONFIG_X86_UV=y # CONFIG_X86_GOLDFISH is not set # CONFIG_X86_INTEL_MID is not set CONFIG_X86_INTEL_LPSS=y # CONFIG_X86_AMD_PLATFORM_DEVICE is not set CONFIG_IOSF_MBI=y # CONFIG_IOSF_MBI_DEBUG is not set CONFIG_X86_SUPPORTS_MEMORY_FAILURE=y # CONFIG_SCHED_OMIT_FRAME_POINTER is not set CONFIG_HYPERVISOR_GUEST=y CONFIG_PARAVIRT=y CONFIG_PARAVIRT_XXL=y # CONFIG_PARAVIRT_DEBUG is not set CONFIG_PARAVIRT_SPINLOCKS=y # CONFIG_QUEUED_LOCK_STAT is not set CONFIG_XEN=y CONFIG_XEN_PV=y CONFIG_XEN_PV_SMP=y CONFIG_XEN_DOM0=y CONFIG_XEN_PVHVM=y CONFIG_XEN_PVHVM_SMP=y CONFIG_XEN_512GB=y CONFIG_XEN_SAVE_RESTORE=y # CONFIG_XEN_DEBUG_FS is not set # CONFIG_XEN_PVH is not set CONFIG_KVM_GUEST=y # CONFIG_PVH is not set # CONFIG_KVM_DEBUG_FS is not set CONFIG_PARAVIRT_TIME_ACCOUNTING=y CONFIG_PARAVIRT_CLOCK=y # CONFIG_JAILHOUSE_GUEST is not set # CONFIG_MK8 is not set # CONFIG_MPSC is not set # CONFIG_MCORE2 is not set # CONFIG_MATOM is not set CONFIG_GENERIC_CPU=y CONFIG_X86_INTERNODE_CACHE_SHIFT=6 CONFIG_X86_L1_CACHE_SHIFT=6 CONFIG_X86_TSC=y CONFIG_X86_CMPXCHG64=y CONFIG_X86_CMOV=y CONFIG_X86_MINIMUM_CPU_FAMILY=64 CONFIG_X86_DEBUGCTLMSR=y # CONFIG_PROCESSOR_SELECT is not set CONFIG_CPU_SUP_INTEL=y CONFIG_CPU_SUP_AMD=y CONFIG_CPU_SUP_HYGON=y CONFIG_CPU_SUP_CENTAUR=y CONFIG_HPET_TIMER=y CONFIG_HPET_EMULATE_RTC=y CONFIG_DMI=y CONFIG_GART_IOMMU=y # CONFIG_CALGARY_IOMMU is not set CONFIG_MAXSMP=y CONFIG_NR_CPUS_RANGE_BEGIN=8192 CONFIG_NR_CPUS_RANGE_END=8192 CONFIG_NR_CPUS_DEFAULT=8192 CONFIG_NR_CPUS=8192 CONFIG_SCHED_SMT=y CONFIG_SCHED_MC=y CONFIG_SCHED_MC_PRIO=y CONFIG_X86_LOCAL_APIC=y CONFIG_X86_IO_APIC=y CONFIG_X86_REROUTE_FOR_BROKEN_BOOT_IRQS=y CONFIG_X86_MCE=y CONFIG_X86_MCELOG_LEGACY=y CONFIG_X86_MCE_INTEL=y CONFIG_X86_MCE_AMD=y CONFIG_X86_MCE_THRESHOLD=y CONFIG_X86_MCE_INJECT=m CONFIG_X86_THERMAL_VECTOR=y # # Performance monitoring # CONFIG_PERF_EVENTS_INTEL_UNCORE=y CONFIG_PERF_EVENTS_INTEL_RAPL=y CONFIG_PERF_EVENTS_INTEL_CSTATE=y # CONFIG_PERF_EVENTS_AMD_POWER is not set CONFIG_X86_16BIT=y CONFIG_X86_ESPFIX64=y CONFIG_X86_VSYSCALL_EMULATION=y CONFIG_I8K=m CONFIG_MICROCODE=y CONFIG_MICROCODE_INTEL=y CONFIG_MICROCODE_AMD=y CONFIG_MICROCODE_OLD_INTERFACE=y CONFIG_X86_MSR=y CONFIG_X86_CPUID=y # CONFIG_X86_5LEVEL is not set CONFIG_X86_DIRECT_GBPAGES=y # CONFIG_X86_CPA_STATISTICS is not set CONFIG_ARCH_HAS_MEM_ENCRYPT=y # CONFIG_AMD_MEM_ENCRYPT is not set CONFIG_NUMA=y CONFIG_AMD_NUMA=y CONFIG_X86_64_ACPI_NUMA=y CONFIG_NODES_SPAN_OTHER_NODES=y # CONFIG_NUMA_EMU is not set CONFIG_NODES_SHIFT=10 CONFIG_ARCH_SPARSEMEM_ENABLE=y CONFIG_ARCH_SPARSEMEM_DEFAULT=y CONFIG_ARCH_SELECT_MEMORY_MODEL=y CONFIG_ARCH_MEMORY_PROBE=y CONFIG_ARCH_PROC_KCORE_TEXT=y CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000 CONFIG_X86_PMEM_LEGACY_DEVICE=y CONFIG_X86_PMEM_LEGACY=m CONFIG_X86_CHECK_BIOS_CORRUPTION=y # CONFIG_X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK is not set CONFIG_X86_RESERVE_LOW=64 CONFIG_MTRR=y CONFIG_MTRR_SANITIZER=y CONFIG_MTRR_SANITIZER_ENABLE_DEFAULT=0 CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1 CONFIG_X86_PAT=y CONFIG_ARCH_USES_PG_UNCACHED=y CONFIG_ARCH_RANDOM=y CONFIG_X86_SMAP=y CONFIG_X86_INTEL_UMIP=y CONFIG_X86_INTEL_MPX=y CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS=y CONFIG_EFI=y CONFIG_EFI_STUB=y # CONFIG_EFI_MIXED is not set CONFIG_SECCOMP=y # CONFIG_HZ_100 is not set # CONFIG_HZ_250 is not set # CONFIG_HZ_300 is not set CONFIG_HZ_1000=y CONFIG_HZ=1000 CONFIG_SCHED_HRTICK=y CONFIG_KEXEC=y # CONFIG_KEXEC_FILE is not set CONFIG_CRASH_DUMP=y CONFIG_KEXEC_JUMP=y CONFIG_PHYSICAL_START=0x1000000 CONFIG_RELOCATABLE=y # CONFIG_RANDOMIZE_BASE is not set CONFIG_PHYSICAL_ALIGN=0x1000000 CONFIG_HOTPLUG_CPU=y CONFIG_BOOTPARAM_HOTPLUG_CPU0=y # CONFIG_DEBUG_HOTPLUG_CPU0 is not set # CONFIG_COMPAT_VDSO is not set CONFIG_LEGACY_VSYSCALL_EMULATE=y # CONFIG_LEGACY_VSYSCALL_NONE is not set # CONFIG_CMDLINE_BOOL is not set CONFIG_MODIFY_LDT_SYSCALL=y CONFIG_HAVE_LIVEPATCH=y # CONFIG_LIVEPATCH is not set CONFIG_ARCH_HAS_ADD_PAGES=y CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y CONFIG_USE_PERCPU_NUMA_NODE_ID=y CONFIG_ARCH_ENABLE_SPLIT_PMD_PTLOCK=y CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION=y CONFIG_ARCH_ENABLE_THP_MIGRATION=y # # Power management and ACPI options # CONFIG_ARCH_HIBERNATION_HEADER=y CONFIG_SUSPEND=y CONFIG_SUSPEND_FREEZER=y # CONFIG_SUSPEND_SKIP_SYNC is not set CONFIG_HIBERNATE_CALLBACKS=y CONFIG_HIBERNATION=y CONFIG_PM_STD_PARTITION="" CONFIG_PM_SLEEP=y CONFIG_PM_SLEEP_SMP=y # CONFIG_PM_AUTOSLEEP is not set # CONFIG_PM_WAKELOCKS is not set CONFIG_PM=y CONFIG_PM_DEBUG=y CONFIG_PM_ADVANCED_DEBUG=y CONFIG_PM_TEST_SUSPEND=y CONFIG_PM_SLEEP_DEBUG=y # CONFIG_DPM_WATCHDOG is not set # CONFIG_PM_TRACE_RTC is not set CONFIG_PM_CLK=y # CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set # CONFIG_ENERGY_MODEL is not set CONFIG_ARCH_SUPPORTS_ACPI=y CONFIG_ACPI=y CONFIG_ACPI_LEGACY_TABLES_LOOKUP=y CONFIG_ARCH_MIGHT_HAVE_ACPI_PDC=y CONFIG_ACPI_SYSTEM_POWER_STATES_SUPPORT=y # CONFIG_ACPI_DEBUGGER is not set CONFIG_ACPI_SPCR_TABLE=y CONFIG_ACPI_LPIT=y CONFIG_ACPI_SLEEP=y # CONFIG_ACPI_PROCFS_POWER is not set CONFIG_ACPI_REV_OVERRIDE_POSSIBLE=y CONFIG_ACPI_EC_DEBUGFS=m CONFIG_ACPI_AC=y CONFIG_ACPI_BATTERY=y CONFIG_ACPI_BUTTON=y CONFIG_ACPI_VIDEO=m CONFIG_ACPI_FAN=y # CONFIG_ACPI_TAD is not set CONFIG_ACPI_DOCK=y CONFIG_ACPI_CPU_FREQ_PSS=y CONFIG_ACPI_PROCESSOR_CSTATE=y CONFIG_ACPI_PROCESSOR_IDLE=y CONFIG_ACPI_CPPC_LIB=y CONFIG_ACPI_PROCESSOR=y CONFIG_ACPI_IPMI=m CONFIG_ACPI_HOTPLUG_CPU=y CONFIG_ACPI_PROCESSOR_AGGREGATOR=m CONFIG_ACPI_THERMAL=y CONFIG_ACPI_NUMA=y CONFIG_ARCH_HAS_ACPI_TABLE_UPGRADE=y CONFIG_ACPI_TABLE_UPGRADE=y CONFIG_ACPI_DEBUG=y CONFIG_ACPI_PCI_SLOT=y CONFIG_ACPI_CONTAINER=y CONFIG_ACPI_HOTPLUG_MEMORY=y CONFIG_ACPI_HOTPLUG_IOAPIC=y CONFIG_ACPI_SBS=m CONFIG_ACPI_HED=y CONFIG_ACPI_CUSTOM_METHOD=m CONFIG_ACPI_BGRT=y # CONFIG_ACPI_REDUCED_HARDWARE_ONLY is not set CONFIG_ACPI_NFIT=m # CONFIG_NFIT_SECURITY_DEBUG is not set CONFIG_HAVE_ACPI_APEI=y CONFIG_HAVE_ACPI_APEI_NMI=y CONFIG_ACPI_APEI=y CONFIG_ACPI_APEI_GHES=y CONFIG_ACPI_APEI_PCIEAER=y CONFIG_ACPI_APEI_MEMORY_FAILURE=y CONFIG_ACPI_APEI_EINJ=m CONFIG_ACPI_APEI_ERST_DEBUG=y # CONFIG_DPTF_POWER is not set CONFIG_ACPI_WATCHDOG=y CONFIG_ACPI_EXTLOG=m CONFIG_ACPI_ADXL=y # CONFIG_PMIC_OPREGION is not set # CONFIG_ACPI_CONFIGFS is not set CONFIG_X86_PM_TIMER=y CONFIG_SFI=y # # CPU Frequency scaling # CONFIG_CPU_FREQ=y CONFIG_CPU_FREQ_GOV_ATTR_SET=y CONFIG_CPU_FREQ_GOV_COMMON=y # CONFIG_CPU_FREQ_STAT is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y # CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set CONFIG_CPU_FREQ_GOV_PERFORMANCE=y CONFIG_CPU_FREQ_GOV_POWERSAVE=y CONFIG_CPU_FREQ_GOV_USERSPACE=y CONFIG_CPU_FREQ_GOV_ONDEMAND=y CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y # CONFIG_CPU_FREQ_GOV_SCHEDUTIL is not set # # CPU frequency scaling drivers # CONFIG_X86_INTEL_PSTATE=y CONFIG_X86_PCC_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ_CPB=y CONFIG_X86_POWERNOW_K8=m CONFIG_X86_AMD_FREQ_SENSITIVITY=m # CONFIG_X86_SPEEDSTEP_CENTRINO is not set CONFIG_X86_P4_CLOCKMOD=m # # shared options # CONFIG_X86_SPEEDSTEP_LIB=m # # CPU Idle # CONFIG_CPU_IDLE=y # CONFIG_CPU_IDLE_GOV_LADDER is not set CONFIG_CPU_IDLE_GOV_MENU=y CONFIG_INTEL_IDLE=y # # Bus options (PCI etc.) # CONFIG_PCI_DIRECT=y CONFIG_PCI_MMCONFIG=y CONFIG_PCI_XEN=y CONFIG_MMCONF_FAM10H=y # CONFIG_PCI_CNB20LE_QUIRK is not set # CONFIG_ISA_BUS is not set CONFIG_ISA_DMA_API=y CONFIG_AMD_NB=y # CONFIG_X86_SYSFB is not set # # Binary Emulations # CONFIG_IA32_EMULATION=y # CONFIG_IA32_AOUT is not set # CONFIG_X86_X32 is not set CONFIG_COMPAT_32=y CONFIG_COMPAT=y CONFIG_COMPAT_FOR_U64_ALIGNMENT=y CONFIG_SYSVIPC_COMPAT=y CONFIG_X86_DEV_DMA_OPS=y CONFIG_HAVE_GENERIC_GUP=y # # Firmware Drivers # CONFIG_EDD=m # CONFIG_EDD_OFF is not set CONFIG_FIRMWARE_MEMMAP=y CONFIG_DMIID=y CONFIG_DMI_SYSFS=y CONFIG_DMI_SCAN_MACHINE_NON_EFI_FALLBACK=y CONFIG_ISCSI_IBFT_FIND=y CONFIG_ISCSI_IBFT=m # CONFIG_FW_CFG_SYSFS is not set # CONFIG_GOOGLE_FIRMWARE is not set # # EFI (Extensible Firmware Interface) Support # CONFIG_EFI_VARS=y CONFIG_EFI_ESRT=y CONFIG_EFI_VARS_PSTORE=y CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y CONFIG_EFI_RUNTIME_MAP=y # CONFIG_EFI_FAKE_MEMMAP is not set CONFIG_EFI_RUNTIME_WRAPPERS=y # CONFIG_EFI_BOOTLOADER_CONTROL is not set # CONFIG_EFI_CAPSULE_LOADER is not set # CONFIG_EFI_TEST is not set # CONFIG_APPLE_PROPERTIES is not set # CONFIG_RESET_ATTACK_MITIGATION is not set CONFIG_UEFI_CPER=y CONFIG_UEFI_CPER_X86=y # # Tegra firmware driver # CONFIG_HAVE_KVM=y CONFIG_HAVE_KVM_IRQCHIP=y CONFIG_HAVE_KVM_IRQFD=y CONFIG_HAVE_KVM_IRQ_ROUTING=y CONFIG_HAVE_KVM_EVENTFD=y CONFIG_KVM_MMIO=y CONFIG_KVM_ASYNC_PF=y CONFIG_HAVE_KVM_MSI=y CONFIG_HAVE_KVM_CPU_RELAX_INTERCEPT=y CONFIG_KVM_VFIO=y CONFIG_KVM_GENERIC_DIRTYLOG_READ_PROTECT=y CONFIG_KVM_COMPAT=y CONFIG_HAVE_KVM_IRQ_BYPASS=y CONFIG_VIRTUALIZATION=y CONFIG_KVM=m CONFIG_KVM_INTEL=m CONFIG_KVM_AMD=m CONFIG_KVM_MMU_AUDIT=y CONFIG_VHOST_NET=m # CONFIG_VHOST_SCSI is not set # CONFIG_VHOST_VSOCK is not set CONFIG_VHOST=m # CONFIG_VHOST_CROSS_ENDIAN_LEGACY is not set # # General architecture-dependent options # CONFIG_CRASH_CORE=y CONFIG_KEXEC_CORE=y CONFIG_HOTPLUG_SMT=y CONFIG_OPROFILE=m CONFIG_OPROFILE_EVENT_MULTIPLEX=y CONFIG_HAVE_OPROFILE=y CONFIG_OPROFILE_NMI_TIMER=y CONFIG_KPROBES=y CONFIG_JUMP_LABEL=y # CONFIG_STATIC_KEYS_SELFTEST is not set CONFIG_OPTPROBES=y CONFIG_KPROBES_ON_FTRACE=y CONFIG_UPROBES=y CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y CONFIG_ARCH_USE_BUILTIN_BSWAP=y CONFIG_KRETPROBES=y CONFIG_USER_RETURN_NOTIFIER=y CONFIG_HAVE_IOREMAP_PROT=y CONFIG_HAVE_KPROBES=y CONFIG_HAVE_KRETPROBES=y CONFIG_HAVE_OPTPROBES=y CONFIG_HAVE_KPROBES_ON_FTRACE=y CONFIG_HAVE_FUNCTION_ERROR_INJECTION=y CONFIG_HAVE_NMI=y CONFIG_HAVE_ARCH_TRACEHOOK=y CONFIG_HAVE_DMA_CONTIGUOUS=y CONFIG_GENERIC_SMP_IDLE_THREAD=y CONFIG_ARCH_HAS_FORTIFY_SOURCE=y CONFIG_ARCH_HAS_SET_MEMORY=y CONFIG_HAVE_ARCH_THREAD_STRUCT_WHITELIST=y CONFIG_ARCH_WANTS_DYNAMIC_TASK_STRUCT=y CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y CONFIG_HAVE_RSEQ=y CONFIG_HAVE_FUNCTION_ARG_ACCESS_API=y CONFIG_HAVE_CLK=y CONFIG_HAVE_HW_BREAKPOINT=y CONFIG_HAVE_MIXED_BREAKPOINTS_REGS=y CONFIG_HAVE_USER_RETURN_NOTIFIER=y CONFIG_HAVE_PERF_EVENTS_NMI=y CONFIG_HAVE_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HAVE_PERF_REGS=y CONFIG_HAVE_PERF_USER_STACK_DUMP=y CONFIG_HAVE_ARCH_JUMP_LABEL=y CONFIG_HAVE_ARCH_JUMP_LABEL_RELATIVE=y CONFIG_HAVE_RCU_TABLE_FREE=y CONFIG_HAVE_RCU_TABLE_INVALIDATE=y CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y CONFIG_HAVE_CMPXCHG_LOCAL=y CONFIG_HAVE_CMPXCHG_DOUBLE=y CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y CONFIG_ARCH_WANT_OLD_COMPAT_IPC=y CONFIG_HAVE_ARCH_SECCOMP_FILTER=y CONFIG_SECCOMP_FILTER=y CONFIG_HAVE_ARCH_STACKLEAK=y CONFIG_HAVE_STACKPROTECTOR=y CONFIG_CC_HAS_STACKPROTECTOR_NONE=y CONFIG_STACKPROTECTOR=y CONFIG_STACKPROTECTOR_STRONG=y CONFIG_HAVE_ARCH_WITHIN_STACK_FRAMES=y CONFIG_HAVE_CONTEXT_TRACKING=y CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y CONFIG_HAVE_MOVE_PMD=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD=y CONFIG_HAVE_ARCH_HUGE_VMAP=y CONFIG_HAVE_ARCH_SOFT_DIRTY=y CONFIG_HAVE_MOD_ARCH_SPECIFIC=y CONFIG_MODULES_USE_ELF_RELA=y CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y CONFIG_ARCH_HAS_ELF_RANDOMIZE=y CONFIG_HAVE_ARCH_MMAP_RND_BITS=y CONFIG_HAVE_EXIT_THREAD=y CONFIG_ARCH_MMAP_RND_BITS=28 CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y CONFIG_ARCH_MMAP_RND_COMPAT_BITS=8 CONFIG_HAVE_ARCH_COMPAT_MMAP_BASES=y CONFIG_HAVE_COPY_THREAD_TLS=y CONFIG_HAVE_STACK_VALIDATION=y CONFIG_HAVE_RELIABLE_STACKTRACE=y CONFIG_OLD_SIGSUSPEND3=y CONFIG_COMPAT_OLD_SIGACTION=y CONFIG_COMPAT_32BIT_TIME=y CONFIG_HAVE_ARCH_VMAP_STACK=y CONFIG_VMAP_STACK=y CONFIG_ARCH_HAS_STRICT_KERNEL_RWX=y CONFIG_STRICT_KERNEL_RWX=y CONFIG_ARCH_HAS_STRICT_MODULE_RWX=y CONFIG_STRICT_MODULE_RWX=y CONFIG_ARCH_HAS_REFCOUNT=y # CONFIG_REFCOUNT_FULL is not set CONFIG_HAVE_ARCH_PREL32_RELOCATIONS=y # # GCOV-based kernel profiling # # CONFIG_GCOV_KERNEL is not set CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y CONFIG_PLUGIN_HOSTCC="g++" CONFIG_HAVE_GCC_PLUGINS=y # CONFIG_GCC_PLUGINS is not set CONFIG_RT_MUTEXES=y CONFIG_BASE_SMALL=0 CONFIG_MODULES=y CONFIG_MODULE_FORCE_LOAD=y CONFIG_MODULE_UNLOAD=y # CONFIG_MODULE_FORCE_UNLOAD is not set # CONFIG_MODVERSIONS is not set # CONFIG_MODULE_SRCVERSION_ALL is not set # CONFIG_MODULE_SIG is not set # CONFIG_MODULE_COMPRESS is not set # CONFIG_TRIM_UNUSED_KSYMS is not set CONFIG_MODULES_TREE_LOOKUP=y CONFIG_BLOCK=y CONFIG_BLK_SCSI_REQUEST=y CONFIG_BLK_DEV_BSG=y CONFIG_BLK_DEV_BSGLIB=y CONFIG_BLK_DEV_INTEGRITY=y # CONFIG_BLK_DEV_ZONED is not set CONFIG_BLK_DEV_THROTTLING=y # CONFIG_BLK_DEV_THROTTLING_LOW is not set # CONFIG_BLK_CMDLINE_PARSER is not set # CONFIG_BLK_WBT is not set # CONFIG_BLK_CGROUP_IOLATENCY is not set CONFIG_BLK_DEBUG_FS=y # CONFIG_BLK_SED_OPAL is not set # # Partition Types # CONFIG_PARTITION_ADVANCED=y # CONFIG_ACORN_PARTITION is not set # CONFIG_AIX_PARTITION is not set CONFIG_OSF_PARTITION=y CONFIG_AMIGA_PARTITION=y # CONFIG_ATARI_PARTITION is not set CONFIG_MAC_PARTITION=y CONFIG_MSDOS_PARTITION=y CONFIG_BSD_DISKLABEL=y CONFIG_MINIX_SUBPARTITION=y CONFIG_SOLARIS_X86_PARTITION=y CONFIG_UNIXWARE_DISKLABEL=y # CONFIG_LDM_PARTITION is not set CONFIG_SGI_PARTITION=y # CONFIG_ULTRIX_PARTITION is not set CONFIG_SUN_PARTITION=y CONFIG_KARMA_PARTITION=y CONFIG_EFI_PARTITION=y # CONFIG_SYSV68_PARTITION is not set # CONFIG_CMDLINE_PARTITION is not set CONFIG_BLOCK_COMPAT=y CONFIG_BLK_MQ_PCI=y CONFIG_BLK_MQ_VIRTIO=y CONFIG_BLK_PM=y # # IO Schedulers # CONFIG_MQ_IOSCHED_DEADLINE=y CONFIG_MQ_IOSCHED_KYBER=y # CONFIG_IOSCHED_BFQ is not set CONFIG_PREEMPT_NOTIFIERS=y CONFIG_PADATA=y CONFIG_ASN1=y CONFIG_INLINE_SPIN_UNLOCK_IRQ=y CONFIG_INLINE_READ_UNLOCK=y CONFIG_INLINE_READ_UNLOCK_IRQ=y CONFIG_INLINE_WRITE_UNLOCK=y CONFIG_INLINE_WRITE_UNLOCK_IRQ=y CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y CONFIG_MUTEX_SPIN_ON_OWNER=y CONFIG_RWSEM_SPIN_ON_OWNER=y CONFIG_LOCK_SPIN_ON_OWNER=y CONFIG_ARCH_USE_QUEUED_SPINLOCKS=y CONFIG_QUEUED_SPINLOCKS=y CONFIG_ARCH_USE_QUEUED_RWLOCKS=y CONFIG_QUEUED_RWLOCKS=y CONFIG_ARCH_HAS_SYNC_CORE_BEFORE_USERMODE=y CONFIG_ARCH_HAS_SYSCALL_WRAPPER=y CONFIG_FREEZER=y # # Executable file formats # CONFIG_BINFMT_ELF=y CONFIG_COMPAT_BINFMT_ELF=y CONFIG_ELFCORE=y CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y CONFIG_BINFMT_SCRIPT=y CONFIG_BINFMT_MISC=m CONFIG_COREDUMP=y # # Memory Management options # CONFIG_SELECT_MEMORY_MODEL=y CONFIG_SPARSEMEM_MANUAL=y CONFIG_SPARSEMEM=y CONFIG_NEED_MULTIPLE_NODES=y CONFIG_HAVE_MEMORY_PRESENT=y CONFIG_SPARSEMEM_EXTREME=y CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y CONFIG_SPARSEMEM_VMEMMAP=y CONFIG_HAVE_MEMBLOCK_NODE_MAP=y CONFIG_ARCH_DISCARD_MEMBLOCK=y CONFIG_MEMORY_ISOLATION=y CONFIG_HAVE_BOOTMEM_INFO_NODE=y CONFIG_MEMORY_HOTPLUG=y CONFIG_MEMORY_HOTPLUG_SPARSE=y # CONFIG_MEMORY_HOTPLUG_DEFAULT_ONLINE is not set CONFIG_MEMORY_HOTREMOVE=y CONFIG_SPLIT_PTLOCK_CPUS=4 CONFIG_MEMORY_BALLOON=y CONFIG_BALLOON_COMPACTION=y CONFIG_COMPACTION=y CONFIG_MIGRATION=y CONFIG_PHYS_ADDR_T_64BIT=y CONFIG_BOUNCE=y CONFIG_VIRT_TO_BUS=y CONFIG_MMU_NOTIFIER=y CONFIG_KSM=y CONFIG_DEFAULT_MMAP_MIN_ADDR=4096 CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE=y CONFIG_MEMORY_FAILURE=y CONFIG_HWPOISON_INJECT=m CONFIG_TRANSPARENT_HUGEPAGE=y CONFIG_TRANSPARENT_HUGEPAGE_ALWAYS=y # CONFIG_TRANSPARENT_HUGEPAGE_MADVISE is not set CONFIG_ARCH_WANTS_THP_SWAP=y CONFIG_THP_SWAP=y CONFIG_TRANSPARENT_HUGE_PAGECACHE=y CONFIG_CLEANCACHE=y CONFIG_FRONTSWAP=y CONFIG_CMA=y # CONFIG_CMA_DEBUG is not set # CONFIG_CMA_DEBUGFS is not set CONFIG_CMA_AREAS=7 # CONFIG_MEM_SOFT_DIRTY is not set CONFIG_ZSWAP=y CONFIG_ZPOOL=y CONFIG_ZBUD=y # CONFIG_Z3FOLD is not set CONFIG_ZSMALLOC=y # CONFIG_PGTABLE_MAPPING is not set # CONFIG_ZSMALLOC_STAT is not set CONFIG_GENERIC_EARLY_IOREMAP=y # CONFIG_DEFERRED_STRUCT_PAGE_INIT is not set CONFIG_IDLE_PAGE_TRACKING=y CONFIG_ARCH_HAS_ZONE_DEVICE=y CONFIG_ZONE_DEVICE=y CONFIG_ARCH_HAS_HMM=y CONFIG_DEV_PAGEMAP_OPS=y # CONFIG_HMM_MIRROR is not set # CONFIG_DEVICE_PRIVATE is not set # CONFIG_DEVICE_PUBLIC is not set CONFIG_FRAME_VECTOR=y CONFIG_ARCH_USES_HIGH_VMA_FLAGS=y CONFIG_ARCH_HAS_PKEYS=y # CONFIG_PERCPU_STATS is not set # CONFIG_GUP_BENCHMARK is not set CONFIG_ARCH_HAS_PTE_SPECIAL=y CONFIG_NET=y CONFIG_COMPAT_NETLINK_MESSAGES=y CONFIG_NET_INGRESS=y CONFIG_NET_EGRESS=y CONFIG_SKB_EXTENSIONS=y # # Networking options # CONFIG_PACKET=y CONFIG_PACKET_DIAG=m CONFIG_UNIX=y CONFIG_UNIX_DIAG=m # CONFIG_TLS is not set CONFIG_XFRM=y CONFIG_XFRM_ALGO=y CONFIG_XFRM_USER=y # CONFIG_XFRM_INTERFACE is not set CONFIG_XFRM_SUB_POLICY=y CONFIG_XFRM_MIGRATE=y CONFIG_XFRM_STATISTICS=y CONFIG_XFRM_IPCOMP=m CONFIG_NET_KEY=m CONFIG_NET_KEY_MIGRATE=y # CONFIG_XDP_SOCKETS is not set CONFIG_INET=y CONFIG_IP_MULTICAST=y CONFIG_IP_ADVANCED_ROUTER=y CONFIG_IP_FIB_TRIE_STATS=y CONFIG_IP_MULTIPLE_TABLES=y CONFIG_IP_ROUTE_MULTIPATH=y CONFIG_IP_ROUTE_VERBOSE=y CONFIG_IP_ROUTE_CLASSID=y CONFIG_IP_PNP=y CONFIG_IP_PNP_DHCP=y # CONFIG_IP_PNP_BOOTP is not set # CONFIG_IP_PNP_RARP is not set CONFIG_NET_IPIP=m CONFIG_NET_IPGRE_DEMUX=m CONFIG_NET_IP_TUNNEL=m CONFIG_NET_IPGRE=m CONFIG_NET_IPGRE_BROADCAST=y CONFIG_IP_MROUTE_COMMON=y CONFIG_IP_MROUTE=y CONFIG_IP_MROUTE_MULTIPLE_TABLES=y CONFIG_IP_PIMSM_V1=y CONFIG_IP_PIMSM_V2=y CONFIG_SYN_COOKIES=y CONFIG_NET_IPVTI=m CONFIG_NET_UDP_TUNNEL=m CONFIG_NET_FOU=m CONFIG_NET_FOU_IP_TUNNELS=y CONFIG_INET_AH=m CONFIG_INET_ESP=m # CONFIG_INET_ESP_OFFLOAD is not set CONFIG_INET_IPCOMP=m CONFIG_INET_XFRM_TUNNEL=m CONFIG_INET_TUNNEL=m CONFIG_INET_XFRM_MODE_TRANSPORT=m CONFIG_INET_XFRM_MODE_TUNNEL=m CONFIG_INET_XFRM_MODE_BEET=m CONFIG_INET_DIAG=m CONFIG_INET_TCP_DIAG=m CONFIG_INET_UDP_DIAG=m # CONFIG_INET_RAW_DIAG is not set # CONFIG_INET_DIAG_DESTROY is not set CONFIG_TCP_CONG_ADVANCED=y CONFIG_TCP_CONG_BIC=m CONFIG_TCP_CONG_CUBIC=y CONFIG_TCP_CONG_WESTWOOD=m CONFIG_TCP_CONG_HTCP=m CONFIG_TCP_CONG_HSTCP=m CONFIG_TCP_CONG_HYBLA=m CONFIG_TCP_CONG_VEGAS=m # CONFIG_TCP_CONG_NV is not set CONFIG_TCP_CONG_SCALABLE=m CONFIG_TCP_CONG_LP=m CONFIG_TCP_CONG_VENO=m CONFIG_TCP_CONG_YEAH=m CONFIG_TCP_CONG_ILLINOIS=m # CONFIG_TCP_CONG_DCTCP is not set # CONFIG_TCP_CONG_CDG is not set # CONFIG_TCP_CONG_BBR is not set CONFIG_DEFAULT_CUBIC=y # CONFIG_DEFAULT_RENO is not set CONFIG_DEFAULT_TCP_CONG="cubic" CONFIG_TCP_MD5SIG=y CONFIG_IPV6=y CONFIG_IPV6_ROUTER_PREF=y CONFIG_IPV6_ROUTE_INFO=y CONFIG_IPV6_OPTIMISTIC_DAD=y CONFIG_INET6_AH=m CONFIG_INET6_ESP=m # CONFIG_INET6_ESP_OFFLOAD is not set CONFIG_INET6_IPCOMP=m CONFIG_IPV6_MIP6=m # CONFIG_IPV6_ILA is not set CONFIG_INET6_XFRM_TUNNEL=m CONFIG_INET6_TUNNEL=m CONFIG_INET6_XFRM_MODE_TRANSPORT=m CONFIG_INET6_XFRM_MODE_TUNNEL=m CONFIG_INET6_XFRM_MODE_BEET=m CONFIG_INET6_XFRM_MODE_ROUTEOPTIMIZATION=m CONFIG_IPV6_VTI=m CONFIG_IPV6_SIT=m CONFIG_IPV6_SIT_6RD=y CONFIG_IPV6_NDISC_NODETYPE=y CONFIG_IPV6_TUNNEL=m # CONFIG_IPV6_GRE is not set CONFIG_IPV6_FOU=m CONFIG_IPV6_FOU_TUNNEL=m CONFIG_IPV6_MULTIPLE_TABLES=y # CONFIG_IPV6_SUBTREES is not set CONFIG_IPV6_MROUTE=y CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y CONFIG_IPV6_PIMSM_V2=y CONFIG_IPV6_SEG6_LWTUNNEL=y # CONFIG_IPV6_SEG6_HMAC is not set CONFIG_IPV6_SEG6_BPF=y CONFIG_NETLABEL=y CONFIG_NETWORK_SECMARK=y CONFIG_NET_PTP_CLASSIFY=y CONFIG_NETWORK_PHY_TIMESTAMPING=y CONFIG_NETFILTER=y CONFIG_NETFILTER_ADVANCED=y CONFIG_BRIDGE_NETFILTER=m # # Core Netfilter Configuration # CONFIG_NETFILTER_INGRESS=y CONFIG_NETFILTER_NETLINK=m CONFIG_NETFILTER_FAMILY_BRIDGE=y CONFIG_NETFILTER_FAMILY_ARP=y CONFIG_NETFILTER_NETLINK_ACCT=m CONFIG_NETFILTER_NETLINK_QUEUE=m CONFIG_NETFILTER_NETLINK_LOG=m CONFIG_NETFILTER_NETLINK_OSF=m CONFIG_NF_CONNTRACK=m CONFIG_NF_LOG_COMMON=m # CONFIG_NF_LOG_NETDEV is not set CONFIG_NETFILTER_CONNCOUNT=m CONFIG_NF_CONNTRACK_MARK=y CONFIG_NF_CONNTRACK_SECMARK=y CONFIG_NF_CONNTRACK_ZONES=y CONFIG_NF_CONNTRACK_PROCFS=y CONFIG_NF_CONNTRACK_EVENTS=y # CONFIG_NF_CONNTRACK_TIMEOUT is not set CONFIG_NF_CONNTRACK_TIMESTAMP=y CONFIG_NF_CONNTRACK_LABELS=y CONFIG_NF_CT_PROTO_DCCP=y CONFIG_NF_CT_PROTO_GRE=m CONFIG_NF_CT_PROTO_SCTP=y CONFIG_NF_CT_PROTO_UDPLITE=y CONFIG_NF_CONNTRACK_AMANDA=m CONFIG_NF_CONNTRACK_FTP=m CONFIG_NF_CONNTRACK_H323=m CONFIG_NF_CONNTRACK_IRC=m CONFIG_NF_CONNTRACK_BROADCAST=m CONFIG_NF_CONNTRACK_NETBIOS_NS=m CONFIG_NF_CONNTRACK_SNMP=m CONFIG_NF_CONNTRACK_PPTP=m CONFIG_NF_CONNTRACK_SANE=m CONFIG_NF_CONNTRACK_SIP=m CONFIG_NF_CONNTRACK_TFTP=m CONFIG_NF_CT_NETLINK=m # CONFIG_NETFILTER_NETLINK_GLUE_CT is not set CONFIG_NF_NAT=m CONFIG_NF_NAT_NEEDED=y CONFIG_NF_NAT_AMANDA=m CONFIG_NF_NAT_FTP=m CONFIG_NF_NAT_IRC=m CONFIG_NF_NAT_SIP=m CONFIG_NF_NAT_TFTP=m CONFIG_NF_NAT_REDIRECT=y CONFIG_NETFILTER_SYNPROXY=m CONFIG_NF_TABLES=m # CONFIG_NF_TABLES_SET is not set # CONFIG_NF_TABLES_INET is not set # CONFIG_NF_TABLES_NETDEV is not set # CONFIG_NFT_NUMGEN is not set CONFIG_NFT_CT=m CONFIG_NFT_COUNTER=m # CONFIG_NFT_CONNLIMIT is not set CONFIG_NFT_LOG=m CONFIG_NFT_LIMIT=m # CONFIG_NFT_MASQ is not set # CONFIG_NFT_REDIR is not set CONFIG_NFT_NAT=m # CONFIG_NFT_TUNNEL is not set # CONFIG_NFT_OBJREF is not set # CONFIG_NFT_QUEUE is not set # CONFIG_NFT_QUOTA is not set # CONFIG_NFT_REJECT is not set CONFIG_NFT_COMPAT=m CONFIG_NFT_HASH=m # CONFIG_NFT_XFRM is not set # CONFIG_NFT_SOCKET is not set # CONFIG_NFT_OSF is not set # CONFIG_NFT_TPROXY is not set # CONFIG_NF_FLOW_TABLE is not set CONFIG_NETFILTER_XTABLES=y # # Xtables combined modules # CONFIG_NETFILTER_XT_MARK=m CONFIG_NETFILTER_XT_CONNMARK=m CONFIG_NETFILTER_XT_SET=m # # Xtables targets # CONFIG_NETFILTER_XT_TARGET_AUDIT=m CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m CONFIG_NETFILTER_XT_TARGET_CONNMARK=m CONFIG_NETFILTER_XT_TARGET_CONNSECMARK=m CONFIG_NETFILTER_XT_TARGET_CT=m CONFIG_NETFILTER_XT_TARGET_DSCP=m CONFIG_NETFILTER_XT_TARGET_HL=m CONFIG_NETFILTER_XT_TARGET_HMARK=m CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m CONFIG_NETFILTER_XT_TARGET_LED=m CONFIG_NETFILTER_XT_TARGET_LOG=m CONFIG_NETFILTER_XT_TARGET_MARK=m CONFIG_NETFILTER_XT_NAT=m CONFIG_NETFILTER_XT_TARGET_NETMAP=m CONFIG_NETFILTER_XT_TARGET_NFLOG=m CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m CONFIG_NETFILTER_XT_TARGET_NOTRACK=m CONFIG_NETFILTER_XT_TARGET_RATEEST=m CONFIG_NETFILTER_XT_TARGET_REDIRECT=m CONFIG_NETFILTER_XT_TARGET_TEE=m CONFIG_NETFILTER_XT_TARGET_TPROXY=m CONFIG_NETFILTER_XT_TARGET_TRACE=m CONFIG_NETFILTER_XT_TARGET_SECMARK=m CONFIG_NETFILTER_XT_TARGET_TCPMSS=m CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m # # Xtables matches # CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m CONFIG_NETFILTER_XT_MATCH_BPF=m # CONFIG_NETFILTER_XT_MATCH_CGROUP is not set CONFIG_NETFILTER_XT_MATCH_CLUSTER=m CONFIG_NETFILTER_XT_MATCH_COMMENT=m CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m CONFIG_NETFILTER_XT_MATCH_CONNMARK=m CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m CONFIG_NETFILTER_XT_MATCH_CPU=m CONFIG_NETFILTER_XT_MATCH_DCCP=m CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m CONFIG_NETFILTER_XT_MATCH_DSCP=m CONFIG_NETFILTER_XT_MATCH_ECN=m CONFIG_NETFILTER_XT_MATCH_ESP=m CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m CONFIG_NETFILTER_XT_MATCH_HELPER=m CONFIG_NETFILTER_XT_MATCH_HL=m # CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set CONFIG_NETFILTER_XT_MATCH_IPRANGE=m CONFIG_NETFILTER_XT_MATCH_IPVS=m CONFIG_NETFILTER_XT_MATCH_L2TP=m CONFIG_NETFILTER_XT_MATCH_LENGTH=m CONFIG_NETFILTER_XT_MATCH_LIMIT=m CONFIG_NETFILTER_XT_MATCH_MAC=m CONFIG_NETFILTER_XT_MATCH_MARK=m CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m CONFIG_NETFILTER_XT_MATCH_NFACCT=m CONFIG_NETFILTER_XT_MATCH_OSF=m CONFIG_NETFILTER_XT_MATCH_OWNER=m CONFIG_NETFILTER_XT_MATCH_POLICY=m CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m CONFIG_NETFILTER_XT_MATCH_QUOTA=m CONFIG_NETFILTER_XT_MATCH_RATEEST=m CONFIG_NETFILTER_XT_MATCH_REALM=m CONFIG_NETFILTER_XT_MATCH_RECENT=m CONFIG_NETFILTER_XT_MATCH_SCTP=m # CONFIG_NETFILTER_XT_MATCH_SOCKET is not set CONFIG_NETFILTER_XT_MATCH_STATE=m CONFIG_NETFILTER_XT_MATCH_STATISTIC=m CONFIG_NETFILTER_XT_MATCH_STRING=m CONFIG_NETFILTER_XT_MATCH_TCPMSS=m CONFIG_NETFILTER_XT_MATCH_TIME=m CONFIG_NETFILTER_XT_MATCH_U32=m CONFIG_IP_SET=m CONFIG_IP_SET_MAX=256 CONFIG_IP_SET_BITMAP_IP=m CONFIG_IP_SET_BITMAP_IPMAC=m CONFIG_IP_SET_BITMAP_PORT=m CONFIG_IP_SET_HASH_IP=m # CONFIG_IP_SET_HASH_IPMARK is not set CONFIG_IP_SET_HASH_IPPORT=m CONFIG_IP_SET_HASH_IPPORTIP=m CONFIG_IP_SET_HASH_IPPORTNET=m # CONFIG_IP_SET_HASH_IPMAC is not set # CONFIG_IP_SET_HASH_MAC is not set # CONFIG_IP_SET_HASH_NETPORTNET is not set CONFIG_IP_SET_HASH_NET=m # CONFIG_IP_SET_HASH_NETNET is not set CONFIG_IP_SET_HASH_NETPORT=m CONFIG_IP_SET_HASH_NETIFACE=m CONFIG_IP_SET_LIST_SET=m CONFIG_IP_VS=m CONFIG_IP_VS_IPV6=y # CONFIG_IP_VS_DEBUG is not set CONFIG_IP_VS_TAB_BITS=12 # # IPVS transport protocol load balancing support # CONFIG_IP_VS_PROTO_TCP=y CONFIG_IP_VS_PROTO_UDP=y CONFIG_IP_VS_PROTO_AH_ESP=y CONFIG_IP_VS_PROTO_ESP=y CONFIG_IP_VS_PROTO_AH=y CONFIG_IP_VS_PROTO_SCTP=y # # IPVS scheduler # CONFIG_IP_VS_RR=m CONFIG_IP_VS_WRR=m CONFIG_IP_VS_LC=m CONFIG_IP_VS_WLC=m # CONFIG_IP_VS_FO is not set # CONFIG_IP_VS_OVF is not set CONFIG_IP_VS_LBLC=m CONFIG_IP_VS_LBLCR=m CONFIG_IP_VS_DH=m CONFIG_IP_VS_SH=m # CONFIG_IP_VS_MH is not set CONFIG_IP_VS_SED=m CONFIG_IP_VS_NQ=m # # IPVS SH scheduler # CONFIG_IP_VS_SH_TAB_BITS=8 # # IPVS MH scheduler # CONFIG_IP_VS_MH_TAB_INDEX=12 # # IPVS application helper # CONFIG_IP_VS_FTP=m CONFIG_IP_VS_NFCT=y CONFIG_IP_VS_PE_SIP=m # # IP: Netfilter Configuration # CONFIG_NF_DEFRAG_IPV4=m # CONFIG_NF_SOCKET_IPV4 is not set CONFIG_NF_TPROXY_IPV4=m # CONFIG_NF_TABLES_IPV4 is not set # CONFIG_NF_TABLES_ARP is not set CONFIG_NF_DUP_IPV4=m # CONFIG_NF_LOG_ARP is not set CONFIG_NF_LOG_IPV4=m CONFIG_NF_REJECT_IPV4=m CONFIG_NF_NAT_IPV4=m CONFIG_NF_NAT_MASQUERADE_IPV4=y CONFIG_NF_NAT_SNMP_BASIC=m CONFIG_NF_NAT_PPTP=m CONFIG_NF_NAT_H323=m CONFIG_IP_NF_IPTABLES=m CONFIG_IP_NF_MATCH_AH=m CONFIG_IP_NF_MATCH_ECN=m CONFIG_IP_NF_MATCH_RPFILTER=m CONFIG_IP_NF_MATCH_TTL=m CONFIG_IP_NF_FILTER=m CONFIG_IP_NF_TARGET_REJECT=m CONFIG_IP_NF_TARGET_SYNPROXY=m CONFIG_IP_NF_NAT=m CONFIG_IP_NF_TARGET_MASQUERADE=m CONFIG_IP_NF_TARGET_NETMAP=m CONFIG_IP_NF_TARGET_REDIRECT=m CONFIG_IP_NF_MANGLE=m CONFIG_IP_NF_TARGET_CLUSTERIP=m CONFIG_IP_NF_TARGET_ECN=m CONFIG_IP_NF_TARGET_TTL=m CONFIG_IP_NF_RAW=m CONFIG_IP_NF_SECURITY=m CONFIG_IP_NF_ARPTABLES=m CONFIG_IP_NF_ARPFILTER=m CONFIG_IP_NF_ARP_MANGLE=m # # IPv6: Netfilter Configuration # # CONFIG_NF_SOCKET_IPV6 is not set CONFIG_NF_TPROXY_IPV6=m # CONFIG_NF_TABLES_IPV6 is not set CONFIG_NF_DUP_IPV6=m CONFIG_NF_REJECT_IPV6=m CONFIG_NF_LOG_IPV6=m CONFIG_NF_NAT_IPV6=m CONFIG_IP6_NF_IPTABLES=m CONFIG_IP6_NF_MATCH_AH=m CONFIG_IP6_NF_MATCH_EUI64=m CONFIG_IP6_NF_MATCH_FRAG=m CONFIG_IP6_NF_MATCH_OPTS=m CONFIG_IP6_NF_MATCH_HL=m CONFIG_IP6_NF_MATCH_IPV6HEADER=m CONFIG_IP6_NF_MATCH_MH=m CONFIG_IP6_NF_MATCH_RPFILTER=m CONFIG_IP6_NF_MATCH_RT=m # CONFIG_IP6_NF_MATCH_SRH is not set CONFIG_IP6_NF_TARGET_HL=m CONFIG_IP6_NF_FILTER=m CONFIG_IP6_NF_TARGET_REJECT=m CONFIG_IP6_NF_TARGET_SYNPROXY=m CONFIG_IP6_NF_MANGLE=m CONFIG_IP6_NF_RAW=m CONFIG_IP6_NF_SECURITY=m # CONFIG_IP6_NF_NAT is not set CONFIG_NF_DEFRAG_IPV6=m # CONFIG_NF_TABLES_BRIDGE is not set CONFIG_BRIDGE_NF_EBTABLES=m CONFIG_BRIDGE_EBT_BROUTE=m CONFIG_BRIDGE_EBT_T_FILTER=m CONFIG_BRIDGE_EBT_T_NAT=m CONFIG_BRIDGE_EBT_802_3=m CONFIG_BRIDGE_EBT_AMONG=m CONFIG_BRIDGE_EBT_ARP=m CONFIG_BRIDGE_EBT_IP=m CONFIG_BRIDGE_EBT_IP6=m CONFIG_BRIDGE_EBT_LIMIT=m CONFIG_BRIDGE_EBT_MARK=m CONFIG_BRIDGE_EBT_PKTTYPE=m CONFIG_BRIDGE_EBT_STP=m CONFIG_BRIDGE_EBT_VLAN=m CONFIG_BRIDGE_EBT_ARPREPLY=m CONFIG_BRIDGE_EBT_DNAT=m CONFIG_BRIDGE_EBT_MARK_T=m CONFIG_BRIDGE_EBT_REDIRECT=m CONFIG_BRIDGE_EBT_SNAT=m CONFIG_BRIDGE_EBT_LOG=m CONFIG_BRIDGE_EBT_NFLOG=m # CONFIG_BPFILTER is not set CONFIG_IP_DCCP=m CONFIG_INET_DCCP_DIAG=m # # DCCP CCIDs Configuration # # CONFIG_IP_DCCP_CCID2_DEBUG is not set CONFIG_IP_DCCP_CCID3=y # CONFIG_IP_DCCP_CCID3_DEBUG is not set CONFIG_IP_DCCP_TFRC_LIB=y # # DCCP Kernel Hacking # # CONFIG_IP_DCCP_DEBUG is not set CONFIG_IP_SCTP=m # CONFIG_SCTP_DBG_OBJCNT is not set # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5 is not set CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set CONFIG_SCTP_COOKIE_HMAC_MD5=y CONFIG_SCTP_COOKIE_HMAC_SHA1=y CONFIG_INET_SCTP_DIAG=m # CONFIG_RDS is not set CONFIG_TIPC=m CONFIG_TIPC_MEDIA_UDP=y CONFIG_TIPC_DIAG=m CONFIG_ATM=m CONFIG_ATM_CLIP=m # CONFIG_ATM_CLIP_NO_ICMP is not set CONFIG_ATM_LANE=m # CONFIG_ATM_MPOA is not set CONFIG_ATM_BR2684=m # CONFIG_ATM_BR2684_IPFILTER is not set CONFIG_L2TP=m CONFIG_L2TP_DEBUGFS=m CONFIG_L2TP_V3=y CONFIG_L2TP_IP=m CONFIG_L2TP_ETH=m CONFIG_STP=m CONFIG_GARP=m CONFIG_MRP=m CONFIG_BRIDGE=m CONFIG_BRIDGE_IGMP_SNOOPING=y CONFIG_BRIDGE_VLAN_FILTERING=y CONFIG_HAVE_NET_DSA=y # CONFIG_NET_DSA is not set CONFIG_VLAN_8021Q=m CONFIG_VLAN_8021Q_GVRP=y CONFIG_VLAN_8021Q_MVRP=y # CONFIG_DECNET is not set CONFIG_LLC=m # CONFIG_LLC2 is not set # CONFIG_ATALK is not set # CONFIG_X25 is not set # CONFIG_LAPB is not set # CONFIG_PHONET is not set # CONFIG_6LOWPAN is not set CONFIG_IEEE802154=m # CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set CONFIG_IEEE802154_SOCKET=m CONFIG_MAC802154=m CONFIG_NET_SCHED=y # # Queueing/Scheduling # CONFIG_NET_SCH_CBQ=m CONFIG_NET_SCH_HTB=m CONFIG_NET_SCH_HFSC=m CONFIG_NET_SCH_ATM=m CONFIG_NET_SCH_PRIO=m CONFIG_NET_SCH_MULTIQ=m CONFIG_NET_SCH_RED=m CONFIG_NET_SCH_SFB=m CONFIG_NET_SCH_SFQ=m CONFIG_NET_SCH_TEQL=m CONFIG_NET_SCH_TBF=m # CONFIG_NET_SCH_CBS is not set # CONFIG_NET_SCH_ETF is not set # CONFIG_NET_SCH_TAPRIO is not set CONFIG_NET_SCH_GRED=m CONFIG_NET_SCH_DSMARK=m CONFIG_NET_SCH_NETEM=m CONFIG_NET_SCH_DRR=m CONFIG_NET_SCH_MQPRIO=m # CONFIG_NET_SCH_SKBPRIO is not set CONFIG_NET_SCH_CHOKE=m CONFIG_NET_SCH_QFQ=m CONFIG_NET_SCH_CODEL=m CONFIG_NET_SCH_FQ_CODEL=m # CONFIG_NET_SCH_CAKE is not set # CONFIG_NET_SCH_FQ is not set # CONFIG_NET_SCH_HHF is not set # CONFIG_NET_SCH_PIE is not set CONFIG_NET_SCH_INGRESS=m CONFIG_NET_SCH_PLUG=m # CONFIG_NET_SCH_DEFAULT is not set # # Classification # CONFIG_NET_CLS=y CONFIG_NET_CLS_BASIC=m CONFIG_NET_CLS_TCINDEX=m CONFIG_NET_CLS_ROUTE4=m CONFIG_NET_CLS_FW=m CONFIG_NET_CLS_U32=m CONFIG_CLS_U32_PERF=y CONFIG_CLS_U32_MARK=y CONFIG_NET_CLS_RSVP=m CONFIG_NET_CLS_RSVP6=m CONFIG_NET_CLS_FLOW=m CONFIG_NET_CLS_CGROUP=y CONFIG_NET_CLS_BPF=m # CONFIG_NET_CLS_FLOWER is not set # CONFIG_NET_CLS_MATCHALL is not set CONFIG_NET_EMATCH=y CONFIG_NET_EMATCH_STACK=32 CONFIG_NET_EMATCH_CMP=m CONFIG_NET_EMATCH_NBYTE=m CONFIG_NET_EMATCH_U32=m CONFIG_NET_EMATCH_META=m CONFIG_NET_EMATCH_TEXT=m # CONFIG_NET_EMATCH_CANID is not set CONFIG_NET_EMATCH_IPSET=m # CONFIG_NET_EMATCH_IPT is not set CONFIG_NET_CLS_ACT=y CONFIG_NET_ACT_POLICE=m CONFIG_NET_ACT_GACT=m CONFIG_GACT_PROB=y CONFIG_NET_ACT_MIRRED=m # CONFIG_NET_ACT_SAMPLE is not set CONFIG_NET_ACT_IPT=m CONFIG_NET_ACT_NAT=m CONFIG_NET_ACT_PEDIT=m CONFIG_NET_ACT_SIMP=m CONFIG_NET_ACT_SKBEDIT=m CONFIG_NET_ACT_CSUM=m # CONFIG_NET_ACT_VLAN is not set # CONFIG_NET_ACT_BPF is not set # CONFIG_NET_ACT_CONNMARK is not set # CONFIG_NET_ACT_SKBMOD is not set # CONFIG_NET_ACT_IFE is not set # CONFIG_NET_ACT_TUNNEL_KEY is not set CONFIG_NET_CLS_IND=y CONFIG_NET_SCH_FIFO=y CONFIG_DCB=y CONFIG_DNS_RESOLVER=m # CONFIG_BATMAN_ADV is not set CONFIG_OPENVSWITCH=m CONFIG_OPENVSWITCH_GRE=m CONFIG_OPENVSWITCH_VXLAN=m CONFIG_VSOCKETS=m CONFIG_VSOCKETS_DIAG=m CONFIG_VMWARE_VMCI_VSOCKETS=m # CONFIG_VIRTIO_VSOCKETS is not set # CONFIG_HYPERV_VSOCKETS is not set CONFIG_NETLINK_DIAG=m CONFIG_MPLS=y CONFIG_NET_MPLS_GSO=m # CONFIG_MPLS_ROUTING is not set CONFIG_NET_NSH=m # CONFIG_HSR is not set # CONFIG_NET_SWITCHDEV is not set CONFIG_NET_L3_MASTER_DEV=y # CONFIG_NET_NCSI is not set CONFIG_RPS=y CONFIG_RFS_ACCEL=y CONFIG_XPS=y # CONFIG_CGROUP_NET_PRIO is not set CONFIG_CGROUP_NET_CLASSID=y CONFIG_NET_RX_BUSY_POLL=y CONFIG_BQL=y CONFIG_BPF_JIT=y CONFIG_BPF_STREAM_PARSER=y CONFIG_NET_FLOW_LIMIT=y # # Network testing # CONFIG_NET_PKTGEN=m CONFIG_NET_DROP_MONITOR=y # CONFIG_HAMRADIO is not set CONFIG_CAN=m CONFIG_CAN_RAW=m CONFIG_CAN_BCM=m CONFIG_CAN_GW=m # # CAN Device Drivers # CONFIG_CAN_VCAN=m # CONFIG_CAN_VXCAN is not set # CONFIG_CAN_SLCAN is not set CONFIG_CAN_DEV=m CONFIG_CAN_CALC_BITTIMING=y # CONFIG_CAN_C_CAN is not set # CONFIG_CAN_CC770 is not set # CONFIG_CAN_IFI_CANFD is not set # CONFIG_CAN_M_CAN is not set # CONFIG_CAN_PEAK_PCIEFD is not set # CONFIG_CAN_SJA1000 is not set # CONFIG_CAN_SOFTING is not set # # CAN SPI interfaces # # CONFIG_CAN_HI311X is not set # CONFIG_CAN_MCP251X is not set # # CAN USB interfaces # # CONFIG_CAN_8DEV_USB is not set # CONFIG_CAN_EMS_USB is not set # CONFIG_CAN_ESD_USB2 is not set # CONFIG_CAN_GS_USB is not set # CONFIG_CAN_KVASER_USB is not set # CONFIG_CAN_MCBA_USB is not set # CONFIG_CAN_PEAK_USB is not set # CONFIG_CAN_UCAN is not set # CONFIG_CAN_DEBUG_DEVICES is not set # CONFIG_BT is not set # CONFIG_AF_RXRPC is not set # CONFIG_AF_KCM is not set CONFIG_STREAM_PARSER=y CONFIG_FIB_RULES=y CONFIG_WIRELESS=y CONFIG_WIRELESS_EXT=y CONFIG_WEXT_CORE=y CONFIG_WEXT_PROC=y CONFIG_WEXT_PRIV=y CONFIG_CFG80211=m # CONFIG_NL80211_TESTMODE is not set # CONFIG_CFG80211_DEVELOPER_WARNINGS is not set # CONFIG_CFG80211_CERTIFICATION_ONUS is not set CONFIG_CFG80211_REQUIRE_SIGNED_REGDB=y CONFIG_CFG80211_USE_KERNEL_REGDB_KEYS=y CONFIG_CFG80211_DEFAULT_PS=y # CONFIG_CFG80211_DEBUGFS is not set CONFIG_CFG80211_CRDA_SUPPORT=y CONFIG_CFG80211_WEXT=y CONFIG_LIB80211=m # CONFIG_LIB80211_DEBUG is not set CONFIG_MAC80211=m CONFIG_MAC80211_HAS_RC=y CONFIG_MAC80211_RC_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT="minstrel_ht" CONFIG_MAC80211_MESH=y CONFIG_MAC80211_LEDS=y CONFIG_MAC80211_DEBUGFS=y # CONFIG_MAC80211_MESSAGE_TRACING is not set # CONFIG_MAC80211_DEBUG_MENU is not set CONFIG_MAC80211_STA_HASH_MAX_SIZE=0 # CONFIG_WIMAX is not set CONFIG_RFKILL=m CONFIG_RFKILL_LEDS=y CONFIG_RFKILL_INPUT=y # CONFIG_RFKILL_GPIO is not set CONFIG_NET_9P=y CONFIG_NET_9P_VIRTIO=y # CONFIG_NET_9P_XEN is not set # CONFIG_NET_9P_DEBUG is not set # CONFIG_CAIF is not set # CONFIG_CEPH_LIB is not set # CONFIG_NFC is not set # CONFIG_PSAMPLE is not set # CONFIG_NET_IFE is not set CONFIG_LWTUNNEL=y CONFIG_LWTUNNEL_BPF=y CONFIG_DST_CACHE=y CONFIG_GRO_CELLS=y CONFIG_NET_SOCK_MSG=y # CONFIG_NET_DEVLINK is not set CONFIG_MAY_USE_DEVLINK=y CONFIG_FAILOVER=y CONFIG_HAVE_EBPF_JIT=y # # Device Drivers # CONFIG_HAVE_EISA=y # CONFIG_EISA is not set CONFIG_HAVE_PCI=y CONFIG_PCI=y CONFIG_PCI_DOMAINS=y CONFIG_PCIEPORTBUS=y CONFIG_HOTPLUG_PCI_PCIE=y CONFIG_PCIEAER=y CONFIG_PCIEAER_INJECT=m CONFIG_PCIE_ECRC=y CONFIG_PCIEASPM=y # CONFIG_PCIEASPM_DEBUG is not set CONFIG_PCIEASPM_DEFAULT=y # CONFIG_PCIEASPM_POWERSAVE is not set # CONFIG_PCIEASPM_POWER_SUPERSAVE is not set # CONFIG_PCIEASPM_PERFORMANCE is not set CONFIG_PCIE_PME=y # CONFIG_PCIE_DPC is not set # CONFIG_PCIE_PTM is not set CONFIG_PCI_MSI=y CONFIG_PCI_MSI_IRQ_DOMAIN=y CONFIG_PCI_QUIRKS=y # CONFIG_PCI_DEBUG is not set # CONFIG_PCI_REALLOC_ENABLE_AUTO is not set CONFIG_PCI_STUB=y # CONFIG_PCI_PF_STUB is not set # CONFIG_XEN_PCIDEV_FRONTEND is not set CONFIG_PCI_ATS=y CONFIG_PCI_LOCKLESS_CONFIG=y CONFIG_PCI_IOV=y CONFIG_PCI_PRI=y CONFIG_PCI_PASID=y # CONFIG_PCI_P2PDMA is not set CONFIG_PCI_LABEL=y # CONFIG_PCI_HYPERV is not set CONFIG_HOTPLUG_PCI=y CONFIG_HOTPLUG_PCI_ACPI=y CONFIG_HOTPLUG_PCI_ACPI_IBM=m # CONFIG_HOTPLUG_PCI_CPCI is not set # CONFIG_HOTPLUG_PCI_SHPC is not set # # PCI controller drivers # # # Cadence PCIe controllers support # # CONFIG_VMD is not set # # DesignWare PCI Core Support # # CONFIG_PCIE_DW_PLAT_HOST is not set # CONFIG_PCI_MESON is not set # # PCI Endpoint # # CONFIG_PCI_ENDPOINT is not set # # PCI switch controller drivers # # CONFIG_PCI_SW_SWITCHTEC is not set CONFIG_PCCARD=y # CONFIG_PCMCIA is not set CONFIG_CARDBUS=y # # PC-card bridges # CONFIG_YENTA=m CONFIG_YENTA_O2=y CONFIG_YENTA_RICOH=y CONFIG_YENTA_TI=y CONFIG_YENTA_ENE_TUNE=y CONFIG_YENTA_TOSHIBA=y # CONFIG_RAPIDIO is not set # # Generic Driver Options # CONFIG_UEVENT_HELPER=y CONFIG_UEVENT_HELPER_PATH="" CONFIG_DEVTMPFS=y CONFIG_DEVTMPFS_MOUNT=y CONFIG_STANDALONE=y CONFIG_PREVENT_FIRMWARE_BUILD=y # # Firmware loader # CONFIG_FW_LOADER=y CONFIG_EXTRA_FIRMWARE="" CONFIG_FW_LOADER_USER_HELPER=y CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y CONFIG_ALLOW_DEV_COREDUMP=y # CONFIG_DEBUG_DRIVER is not set # CONFIG_DEBUG_DEVRES is not set # CONFIG_DEBUG_TEST_DRIVER_REMOVE is not set # CONFIG_TEST_ASYNC_DRIVER_PROBE is not set CONFIG_SYS_HYPERVISOR=y CONFIG_GENERIC_CPU_AUTOPROBE=y CONFIG_GENERIC_CPU_VULNERABILITIES=y CONFIG_REGMAP=y CONFIG_REGMAP_I2C=y CONFIG_REGMAP_SPI=y CONFIG_DMA_SHARED_BUFFER=y # CONFIG_DMA_FENCE_TRACE is not set CONFIG_DMA_CMA=y # # Default contiguous memory area size: # CONFIG_CMA_SIZE_MBYTES=200 CONFIG_CMA_SIZE_SEL_MBYTES=y # CONFIG_CMA_SIZE_SEL_PERCENTAGE is not set # CONFIG_CMA_SIZE_SEL_MIN is not set # CONFIG_CMA_SIZE_SEL_MAX is not set CONFIG_CMA_ALIGNMENT=8 # # Bus devices # CONFIG_CONNECTOR=y CONFIG_PROC_EVENTS=y # CONFIG_GNSS is not set CONFIG_MTD=m # CONFIG_MTD_TESTS is not set # CONFIG_MTD_CMDLINE_PARTS is not set # CONFIG_MTD_AR7_PARTS is not set # # Partition parsers # # CONFIG_MTD_REDBOOT_PARTS is not set # # User Modules And Translation Layers # CONFIG_MTD_BLKDEVS=m CONFIG_MTD_BLOCK=m # CONFIG_MTD_BLOCK_RO is not set # CONFIG_FTL is not set # CONFIG_NFTL is not set # CONFIG_INFTL is not set # CONFIG_RFD_FTL is not set # CONFIG_SSFDC is not set # CONFIG_SM_FTL is not set # CONFIG_MTD_OOPS is not set # CONFIG_MTD_SWAP is not set # CONFIG_MTD_PARTITIONED_MASTER is not set # # RAM/ROM/Flash chip drivers # # CONFIG_MTD_CFI is not set # CONFIG_MTD_JEDECPROBE is not set CONFIG_MTD_MAP_BANK_WIDTH_1=y CONFIG_MTD_MAP_BANK_WIDTH_2=y CONFIG_MTD_MAP_BANK_WIDTH_4=y CONFIG_MTD_CFI_I1=y CONFIG_MTD_CFI_I2=y # CONFIG_MTD_RAM is not set # CONFIG_MTD_ROM is not set # CONFIG_MTD_ABSENT is not set # # Mapping drivers for chip access # # CONFIG_MTD_COMPLEX_MAPPINGS is not set # CONFIG_MTD_INTEL_VR_NOR is not set # CONFIG_MTD_PLATRAM is not set # # Self-contained MTD device drivers # # CONFIG_MTD_PMC551 is not set # CONFIG_MTD_DATAFLASH is not set # CONFIG_MTD_MCHP23K256 is not set # CONFIG_MTD_SST25L is not set # CONFIG_MTD_SLRAM is not set # CONFIG_MTD_PHRAM is not set # CONFIG_MTD_MTDRAM is not set # CONFIG_MTD_BLOCK2MTD is not set # # Disk-On-Chip Device Drivers # # CONFIG_MTD_DOCG3 is not set # CONFIG_MTD_ONENAND is not set # CONFIG_MTD_NAND is not set # CONFIG_MTD_SPI_NAND is not set # # LPDDR & LPDDR2 PCM memory drivers # # CONFIG_MTD_LPDDR is not set # CONFIG_MTD_SPI_NOR is not set CONFIG_MTD_UBI=m CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_BEB_LIMIT=20 # CONFIG_MTD_UBI_FASTMAP is not set # CONFIG_MTD_UBI_GLUEBI is not set # CONFIG_MTD_UBI_BLOCK is not set # CONFIG_OF is not set CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y CONFIG_PARPORT=m CONFIG_PARPORT_PC=m CONFIG_PARPORT_SERIAL=m # CONFIG_PARPORT_PC_FIFO is not set # CONFIG_PARPORT_PC_SUPERIO is not set # CONFIG_PARPORT_AX88796 is not set CONFIG_PARPORT_1284=y CONFIG_PARPORT_NOT_PC=y CONFIG_PNP=y # CONFIG_PNP_DEBUG_MESSAGES is not set # # Protocols # CONFIG_PNPACPI=y CONFIG_BLK_DEV=y CONFIG_BLK_DEV_NULL_BLK=m CONFIG_BLK_DEV_NULL_BLK_FAULT_INJECTION=y CONFIG_BLK_DEV_FD=m CONFIG_CDROM=m # CONFIG_PARIDE is not set CONFIG_BLK_DEV_PCIESSD_MTIP32XX=m # CONFIG_ZRAM is not set # CONFIG_BLK_DEV_UMEM is not set CONFIG_BLK_DEV_LOOP=m CONFIG_BLK_DEV_LOOP_MIN_COUNT=0 # CONFIG_BLK_DEV_CRYPTOLOOP is not set # CONFIG_BLK_DEV_DRBD is not set CONFIG_BLK_DEV_NBD=m # CONFIG_BLK_DEV_SKD is not set CONFIG_BLK_DEV_SX8=m CONFIG_BLK_DEV_RAM=m CONFIG_BLK_DEV_RAM_COUNT=16 CONFIG_BLK_DEV_RAM_SIZE=16384 CONFIG_CDROM_PKTCDVD=m CONFIG_CDROM_PKTCDVD_BUFFERS=8 # CONFIG_CDROM_PKTCDVD_WCACHE is not set CONFIG_ATA_OVER_ETH=m CONFIG_XEN_BLKDEV_FRONTEND=m # CONFIG_XEN_BLKDEV_BACKEND is not set CONFIG_VIRTIO_BLK=y # CONFIG_VIRTIO_BLK_SCSI is not set # CONFIG_BLK_DEV_RBD is not set CONFIG_BLK_DEV_RSXX=m # # NVME Support # CONFIG_NVME_CORE=m CONFIG_BLK_DEV_NVME=m CONFIG_NVME_MULTIPATH=y CONFIG_NVME_FABRICS=m # CONFIG_NVME_FC is not set # CONFIG_NVME_TCP is not set CONFIG_NVME_TARGET=m CONFIG_NVME_TARGET_LOOP=m # CONFIG_NVME_TARGET_FC is not set # CONFIG_NVME_TARGET_TCP is not set # # Misc devices # CONFIG_SENSORS_LIS3LV02D=m # CONFIG_AD525X_DPOT is not set # CONFIG_DUMMY_IRQ is not set # CONFIG_IBM_ASM is not set # CONFIG_PHANTOM is not set CONFIG_SGI_IOC4=m CONFIG_TIFM_CORE=m CONFIG_TIFM_7XX1=m # CONFIG_ICS932S401 is not set CONFIG_ENCLOSURE_SERVICES=m CONFIG_SGI_XP=m CONFIG_HP_ILO=m CONFIG_SGI_GRU=m # CONFIG_SGI_GRU_DEBUG is not set CONFIG_APDS9802ALS=m CONFIG_ISL29003=m CONFIG_ISL29020=m CONFIG_SENSORS_TSL2550=m CONFIG_SENSORS_BH1770=m CONFIG_SENSORS_APDS990X=m # CONFIG_HMC6352 is not set # CONFIG_DS1682 is not set CONFIG_VMWARE_BALLOON=m # CONFIG_USB_SWITCH_FSA9480 is not set # CONFIG_LATTICE_ECP3_CONFIG is not set # CONFIG_SRAM is not set # CONFIG_PCI_ENDPOINT_TEST is not set CONFIG_PVPANIC=y # CONFIG_C2PORT is not set # # EEPROM support # CONFIG_EEPROM_AT24=m # CONFIG_EEPROM_AT25 is not set CONFIG_EEPROM_LEGACY=m CONFIG_EEPROM_MAX6875=m CONFIG_EEPROM_93CX6=m # CONFIG_EEPROM_93XX46 is not set # CONFIG_EEPROM_IDT_89HPESX is not set # CONFIG_EEPROM_EE1004 is not set CONFIG_CB710_CORE=m # CONFIG_CB710_DEBUG is not set CONFIG_CB710_DEBUG_ASSUMPTIONS=y # # Texas Instruments shared transport line discipline # # CONFIG_TI_ST is not set CONFIG_SENSORS_LIS3_I2C=m CONFIG_ALTERA_STAPL=m CONFIG_INTEL_MEI=y CONFIG_INTEL_MEI_ME=y # CONFIG_INTEL_MEI_TXE is not set CONFIG_VMWARE_VMCI=m # # Intel MIC & related support # # # Intel MIC Bus Driver # # CONFIG_INTEL_MIC_BUS is not set # # SCIF Bus Driver # # CONFIG_SCIF_BUS is not set # # VOP Bus Driver # # CONFIG_VOP_BUS is not set # # Intel MIC Host Driver # # # Intel MIC Card Driver # # # SCIF Driver # # # Intel MIC Coprocessor State Management (COSM) Drivers # # # VOP Driver # # CONFIG_GENWQE is not set # CONFIG_ECHO is not set # CONFIG_MISC_ALCOR_PCI is not set # CONFIG_MISC_RTSX_PCI is not set # CONFIG_MISC_RTSX_USB is not set CONFIG_HAVE_IDE=y # CONFIG_IDE is not set # # SCSI device support # CONFIG_SCSI_MOD=y CONFIG_RAID_ATTRS=m CONFIG_SCSI=y CONFIG_SCSI_DMA=y CONFIG_SCSI_NETLINK=y CONFIG_SCSI_PROC_FS=y # # SCSI support type (disk, tape, CD-ROM) # CONFIG_BLK_DEV_SD=m CONFIG_CHR_DEV_ST=m CONFIG_CHR_DEV_OSST=m CONFIG_BLK_DEV_SR=m CONFIG_BLK_DEV_SR_VENDOR=y CONFIG_CHR_DEV_SG=m CONFIG_CHR_DEV_SCH=m CONFIG_SCSI_ENCLOSURE=m CONFIG_SCSI_CONSTANTS=y CONFIG_SCSI_LOGGING=y CONFIG_SCSI_SCAN_ASYNC=y # # SCSI Transports # CONFIG_SCSI_SPI_ATTRS=m CONFIG_SCSI_FC_ATTRS=m CONFIG_SCSI_ISCSI_ATTRS=m CONFIG_SCSI_SAS_ATTRS=m CONFIG_SCSI_SAS_LIBSAS=m CONFIG_SCSI_SAS_ATA=y CONFIG_SCSI_SAS_HOST_SMP=y CONFIG_SCSI_SRP_ATTRS=m CONFIG_SCSI_LOWLEVEL=y CONFIG_ISCSI_TCP=m CONFIG_ISCSI_BOOT_SYSFS=m CONFIG_SCSI_CXGB3_ISCSI=m CONFIG_SCSI_CXGB4_ISCSI=m CONFIG_SCSI_BNX2_ISCSI=m CONFIG_SCSI_BNX2X_FCOE=m CONFIG_BE2ISCSI=m # CONFIG_BLK_DEV_3W_XXXX_RAID is not set CONFIG_SCSI_HPSA=m CONFIG_SCSI_3W_9XXX=m CONFIG_SCSI_3W_SAS=m # CONFIG_SCSI_ACARD is not set CONFIG_SCSI_AACRAID=m # CONFIG_SCSI_AIC7XXX is not set CONFIG_SCSI_AIC79XX=m CONFIG_AIC79XX_CMDS_PER_DEVICE=4 CONFIG_AIC79XX_RESET_DELAY_MS=15000 # CONFIG_AIC79XX_DEBUG_ENABLE is not set CONFIG_AIC79XX_DEBUG_MASK=0 # CONFIG_AIC79XX_REG_PRETTY_PRINT is not set # CONFIG_SCSI_AIC94XX is not set CONFIG_SCSI_MVSAS=m # CONFIG_SCSI_MVSAS_DEBUG is not set CONFIG_SCSI_MVSAS_TASKLET=y CONFIG_SCSI_MVUMI=m # CONFIG_SCSI_DPT_I2O is not set # CONFIG_SCSI_ADVANSYS is not set CONFIG_SCSI_ARCMSR=m # CONFIG_SCSI_ESAS2R is not set # CONFIG_MEGARAID_NEWGEN is not set # CONFIG_MEGARAID_LEGACY is not set CONFIG_MEGARAID_SAS=m CONFIG_SCSI_MPT3SAS=m CONFIG_SCSI_MPT2SAS_MAX_SGE=128 CONFIG_SCSI_MPT3SAS_MAX_SGE=128 CONFIG_SCSI_MPT2SAS=m # CONFIG_SCSI_SMARTPQI is not set CONFIG_SCSI_UFSHCD=m CONFIG_SCSI_UFSHCD_PCI=m # CONFIG_SCSI_UFS_DWC_TC_PCI is not set # CONFIG_SCSI_UFSHCD_PLATFORM is not set # CONFIG_SCSI_UFS_BSG is not set CONFIG_SCSI_HPTIOP=m # CONFIG_SCSI_BUSLOGIC is not set # CONFIG_SCSI_MYRB is not set # CONFIG_SCSI_MYRS is not set CONFIG_VMWARE_PVSCSI=m # CONFIG_XEN_SCSI_FRONTEND is not set CONFIG_HYPERV_STORAGE=m CONFIG_LIBFC=m CONFIG_LIBFCOE=m CONFIG_FCOE=m CONFIG_FCOE_FNIC=m # CONFIG_SCSI_SNIC is not set # CONFIG_SCSI_DMX3191D is not set # CONFIG_SCSI_GDTH is not set CONFIG_SCSI_ISCI=m # CONFIG_SCSI_IPS is not set CONFIG_SCSI_INITIO=m # CONFIG_SCSI_INIA100 is not set # CONFIG_SCSI_PPA is not set # CONFIG_SCSI_IMM is not set CONFIG_SCSI_STEX=m # CONFIG_SCSI_SYM53C8XX_2 is not set CONFIG_SCSI_IPR=m CONFIG_SCSI_IPR_TRACE=y CONFIG_SCSI_IPR_DUMP=y # CONFIG_SCSI_QLOGIC_1280 is not set CONFIG_SCSI_QLA_FC=m # CONFIG_TCM_QLA2XXX is not set CONFIG_SCSI_QLA_ISCSI=m # CONFIG_SCSI_LPFC is not set # CONFIG_SCSI_DC395x is not set # CONFIG_SCSI_AM53C974 is not set # CONFIG_SCSI_WD719X is not set CONFIG_SCSI_DEBUG=m CONFIG_SCSI_PMCRAID=m CONFIG_SCSI_PM8001=m # CONFIG_SCSI_BFA_FC is not set CONFIG_SCSI_VIRTIO=m CONFIG_SCSI_CHELSIO_FCOE=m CONFIG_SCSI_DH=y CONFIG_SCSI_DH_RDAC=y CONFIG_SCSI_DH_HP_SW=y CONFIG_SCSI_DH_EMC=y CONFIG_SCSI_DH_ALUA=y CONFIG_SCSI_OSD_INITIATOR=m CONFIG_SCSI_OSD_ULD=m CONFIG_SCSI_OSD_DPRINT_SENSE=1 # CONFIG_SCSI_OSD_DEBUG is not set CONFIG_ATA=m CONFIG_ATA_VERBOSE_ERROR=y CONFIG_ATA_ACPI=y # CONFIG_SATA_ZPODD is not set CONFIG_SATA_PMP=y # # Controllers with non-SFF native interface # CONFIG_SATA_AHCI=m CONFIG_SATA_MOBILE_LPM_POLICY=0 CONFIG_SATA_AHCI_PLATFORM=m # CONFIG_SATA_INIC162X is not set CONFIG_SATA_ACARD_AHCI=m CONFIG_SATA_SIL24=m CONFIG_ATA_SFF=y # # SFF controllers with custom DMA interface # CONFIG_PDC_ADMA=m CONFIG_SATA_QSTOR=m CONFIG_SATA_SX4=m CONFIG_ATA_BMDMA=y # # SATA SFF controllers with BMDMA # CONFIG_ATA_PIIX=m # CONFIG_SATA_DWC is not set CONFIG_SATA_MV=m CONFIG_SATA_NV=m CONFIG_SATA_PROMISE=m CONFIG_SATA_SIL=m CONFIG_SATA_SIS=m CONFIG_SATA_SVW=m CONFIG_SATA_ULI=m CONFIG_SATA_VIA=m CONFIG_SATA_VITESSE=m # # PATA SFF controllers with BMDMA # CONFIG_PATA_ALI=m CONFIG_PATA_AMD=m CONFIG_PATA_ARTOP=m CONFIG_PATA_ATIIXP=m CONFIG_PATA_ATP867X=m CONFIG_PATA_CMD64X=m # CONFIG_PATA_CYPRESS is not set # CONFIG_PATA_EFAR is not set CONFIG_PATA_HPT366=m CONFIG_PATA_HPT37X=m CONFIG_PATA_HPT3X2N=m CONFIG_PATA_HPT3X3=m # CONFIG_PATA_HPT3X3_DMA is not set CONFIG_PATA_IT8213=m CONFIG_PATA_IT821X=m CONFIG_PATA_JMICRON=m CONFIG_PATA_MARVELL=m CONFIG_PATA_NETCELL=m CONFIG_PATA_NINJA32=m # CONFIG_PATA_NS87415 is not set CONFIG_PATA_OLDPIIX=m # CONFIG_PATA_OPTIDMA is not set CONFIG_PATA_PDC2027X=m CONFIG_PATA_PDC_OLD=m # CONFIG_PATA_RADISYS is not set CONFIG_PATA_RDC=m CONFIG_PATA_SCH=m CONFIG_PATA_SERVERWORKS=m CONFIG_PATA_SIL680=m CONFIG_PATA_SIS=m CONFIG_PATA_TOSHIBA=m # CONFIG_PATA_TRIFLEX is not set CONFIG_PATA_VIA=m # CONFIG_PATA_WINBOND is not set # # PIO-only SFF controllers # # CONFIG_PATA_CMD640_PCI is not set # CONFIG_PATA_MPIIX is not set # CONFIG_PATA_NS87410 is not set # CONFIG_PATA_OPTI is not set # CONFIG_PATA_PLATFORM is not set # CONFIG_PATA_RZ1000 is not set # # Generic fallback / legacy drivers # CONFIG_PATA_ACPI=m CONFIG_ATA_GENERIC=m # CONFIG_PATA_LEGACY is not set CONFIG_MD=y CONFIG_BLK_DEV_MD=y CONFIG_MD_AUTODETECT=y CONFIG_MD_LINEAR=m CONFIG_MD_RAID0=m CONFIG_MD_RAID1=m CONFIG_MD_RAID10=m CONFIG_MD_RAID456=m CONFIG_MD_MULTIPATH=m CONFIG_MD_FAULTY=m # CONFIG_MD_CLUSTER is not set # CONFIG_BCACHE is not set CONFIG_BLK_DEV_DM_BUILTIN=y CONFIG_BLK_DEV_DM=m CONFIG_DM_DEBUG=y CONFIG_DM_BUFIO=m # CONFIG_DM_DEBUG_BLOCK_MANAGER_LOCKING is not set CONFIG_DM_BIO_PRISON=m CONFIG_DM_PERSISTENT_DATA=m # CONFIG_DM_UNSTRIPED is not set CONFIG_DM_CRYPT=m CONFIG_DM_SNAPSHOT=m CONFIG_DM_THIN_PROVISIONING=m CONFIG_DM_CACHE=m CONFIG_DM_CACHE_SMQ=m # CONFIG_DM_WRITECACHE is not set # CONFIG_DM_ERA is not set CONFIG_DM_MIRROR=m CONFIG_DM_LOG_USERSPACE=m CONFIG_DM_RAID=m CONFIG_DM_ZERO=m CONFIG_DM_MULTIPATH=m CONFIG_DM_MULTIPATH_QL=m CONFIG_DM_MULTIPATH_ST=m CONFIG_DM_DELAY=m CONFIG_DM_UEVENT=y CONFIG_DM_FLAKEY=m CONFIG_DM_VERITY=m # CONFIG_DM_VERITY_FEC is not set CONFIG_DM_SWITCH=m CONFIG_DM_LOG_WRITES=m # CONFIG_DM_INTEGRITY is not set CONFIG_TARGET_CORE=m CONFIG_TCM_IBLOCK=m CONFIG_TCM_FILEIO=m CONFIG_TCM_PSCSI=m # CONFIG_TCM_USER2 is not set CONFIG_LOOPBACK_TARGET=m CONFIG_TCM_FC=m CONFIG_ISCSI_TARGET=m # CONFIG_ISCSI_TARGET_CXGB4 is not set # CONFIG_SBP_TARGET is not set CONFIG_FUSION=y CONFIG_FUSION_SPI=m # CONFIG_FUSION_FC is not set CONFIG_FUSION_SAS=m CONFIG_FUSION_MAX_SGE=128 CONFIG_FUSION_CTL=m CONFIG_FUSION_LOGGING=y # # IEEE 1394 (FireWire) support # CONFIG_FIREWIRE=m CONFIG_FIREWIRE_OHCI=m CONFIG_FIREWIRE_SBP2=m CONFIG_FIREWIRE_NET=m # CONFIG_FIREWIRE_NOSY is not set CONFIG_MACINTOSH_DRIVERS=y CONFIG_MAC_EMUMOUSEBTN=y CONFIG_NETDEVICES=y CONFIG_MII=y CONFIG_NET_CORE=y CONFIG_BONDING=m CONFIG_DUMMY=m # CONFIG_EQUALIZER is not set CONFIG_NET_FC=y CONFIG_IFB=m CONFIG_NET_TEAM=m CONFIG_NET_TEAM_MODE_BROADCAST=m CONFIG_NET_TEAM_MODE_ROUNDROBIN=m CONFIG_NET_TEAM_MODE_RANDOM=m CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m CONFIG_NET_TEAM_MODE_LOADBALANCE=m CONFIG_MACVLAN=m CONFIG_MACVTAP=m # CONFIG_IPVLAN is not set CONFIG_VXLAN=m # CONFIG_GENEVE is not set # CONFIG_GTP is not set CONFIG_MACSEC=y CONFIG_NETCONSOLE=m CONFIG_NETCONSOLE_DYNAMIC=y CONFIG_NETPOLL=y CONFIG_NET_POLL_CONTROLLER=y CONFIG_TUN=m CONFIG_TAP=m # CONFIG_TUN_VNET_CROSS_LE is not set CONFIG_VETH=m CONFIG_VIRTIO_NET=y CONFIG_NLMON=m CONFIG_NET_VRF=y # CONFIG_ARCNET is not set # CONFIG_ATM_DRIVERS is not set # # CAIF transport drivers # # # Distributed Switch Architecture drivers # CONFIG_ETHERNET=y CONFIG_MDIO=y # CONFIG_NET_VENDOR_3COM is not set # CONFIG_NET_VENDOR_ADAPTEC is not set CONFIG_NET_VENDOR_AGERE=y # CONFIG_ET131X is not set CONFIG_NET_VENDOR_ALACRITECH=y # CONFIG_SLICOSS is not set # CONFIG_NET_VENDOR_ALTEON is not set # CONFIG_ALTERA_TSE is not set CONFIG_NET_VENDOR_AMAZON=y # CONFIG_ENA_ETHERNET is not set # CONFIG_NET_VENDOR_AMD is not set CONFIG_NET_VENDOR_AQUANTIA=y # CONFIG_AQTION is not set CONFIG_NET_VENDOR_ARC=y CONFIG_NET_VENDOR_ATHEROS=y CONFIG_ATL2=m CONFIG_ATL1=m CONFIG_ATL1E=m CONFIG_ATL1C=m CONFIG_ALX=m # CONFIG_NET_VENDOR_AURORA is not set CONFIG_NET_VENDOR_BROADCOM=y CONFIG_B44=m CONFIG_B44_PCI_AUTOSELECT=y CONFIG_B44_PCICORE_AUTOSELECT=y CONFIG_B44_PCI=y # CONFIG_BCMGENET is not set CONFIG_BNX2=m CONFIG_CNIC=m CONFIG_TIGON3=y CONFIG_TIGON3_HWMON=y # CONFIG_BNX2X is not set # CONFIG_SYSTEMPORT is not set # CONFIG_BNXT is not set CONFIG_NET_VENDOR_BROCADE=y CONFIG_BNA=m CONFIG_NET_VENDOR_CADENCE=y # CONFIG_MACB is not set CONFIG_NET_VENDOR_CAVIUM=y # CONFIG_THUNDER_NIC_PF is not set # CONFIG_THUNDER_NIC_VF is not set # CONFIG_THUNDER_NIC_BGX is not set # CONFIG_THUNDER_NIC_RGX is not set CONFIG_CAVIUM_PTP=y # CONFIG_LIQUIDIO is not set # CONFIG_LIQUIDIO_VF is not set CONFIG_NET_VENDOR_CHELSIO=y # CONFIG_CHELSIO_T1 is not set CONFIG_CHELSIO_T3=m CONFIG_CHELSIO_T4=m # CONFIG_CHELSIO_T4_DCB is not set CONFIG_CHELSIO_T4VF=m CONFIG_CHELSIO_LIB=m CONFIG_NET_VENDOR_CISCO=y CONFIG_ENIC=m CONFIG_NET_VENDOR_CORTINA=y # CONFIG_CX_ECAT is not set CONFIG_DNET=m CONFIG_NET_VENDOR_DEC=y CONFIG_NET_TULIP=y CONFIG_DE2104X=m CONFIG_DE2104X_DSL=0 CONFIG_TULIP=y # CONFIG_TULIP_MWI is not set CONFIG_TULIP_MMIO=y # CONFIG_TULIP_NAPI is not set CONFIG_DE4X5=m CONFIG_WINBOND_840=m CONFIG_DM9102=m CONFIG_ULI526X=m CONFIG_PCMCIA_XIRCOM=m # CONFIG_NET_VENDOR_DLINK is not set CONFIG_NET_VENDOR_EMULEX=y CONFIG_BE2NET=m CONFIG_BE2NET_HWMON=y CONFIG_BE2NET_BE2=y CONFIG_BE2NET_BE3=y CONFIG_BE2NET_LANCER=y CONFIG_BE2NET_SKYHAWK=y CONFIG_NET_VENDOR_EZCHIP=y # CONFIG_NET_VENDOR_HP is not set CONFIG_NET_VENDOR_HUAWEI=y # CONFIG_HINIC is not set # CONFIG_NET_VENDOR_I825XX is not set CONFIG_NET_VENDOR_INTEL=y # CONFIG_E100 is not set CONFIG_E1000=y CONFIG_E1000E=y CONFIG_E1000E_HWTS=y CONFIG_IGB=y CONFIG_IGB_HWMON=y CONFIG_IGBVF=m CONFIG_IXGB=m CONFIG_IXGBE=y CONFIG_IXGBE_HWMON=y CONFIG_IXGBE_DCB=y CONFIG_IXGBEVF=m CONFIG_I40E=m # CONFIG_I40E_DCB is not set # CONFIG_I40EVF is not set # CONFIG_ICE is not set # CONFIG_FM10K is not set # CONFIG_IGC is not set CONFIG_JME=m CONFIG_NET_VENDOR_MARVELL=y CONFIG_MVMDIO=m CONFIG_SKGE=m CONFIG_SKGE_DEBUG=y CONFIG_SKGE_GENESIS=y CONFIG_SKY2=m CONFIG_SKY2_DEBUG=y CONFIG_NET_VENDOR_MELLANOX=y CONFIG_MLX4_EN=m CONFIG_MLX4_EN_DCB=y CONFIG_MLX4_CORE=m CONFIG_MLX4_DEBUG=y CONFIG_MLX4_CORE_GEN2=y # CONFIG_MLX5_CORE is not set # CONFIG_MLXSW_CORE is not set # CONFIG_MLXFW is not set # CONFIG_NET_VENDOR_MICREL is not set CONFIG_NET_VENDOR_MICROCHIP=y # CONFIG_ENC28J60 is not set # CONFIG_ENCX24J600 is not set # CONFIG_LAN743X is not set CONFIG_NET_VENDOR_MICROSEMI=y CONFIG_NET_VENDOR_MYRI=y CONFIG_MYRI10GE=m # CONFIG_FEALNX is not set # CONFIG_NET_VENDOR_NATSEMI is not set CONFIG_NET_VENDOR_NETERION=y # CONFIG_S2IO is not set # CONFIG_VXGE is not set CONFIG_NET_VENDOR_NETRONOME=y # CONFIG_NFP is not set CONFIG_NET_VENDOR_NI=y # CONFIG_NI_XGE_MANAGEMENT_ENET is not set # CONFIG_NET_VENDOR_NVIDIA is not set CONFIG_NET_VENDOR_OKI=y CONFIG_ETHOC=m CONFIG_NET_VENDOR_PACKET_ENGINES=y # CONFIG_HAMACHI is not set CONFIG_YELLOWFIN=m CONFIG_NET_VENDOR_QLOGIC=y CONFIG_QLA3XXX=m CONFIG_QLCNIC=m CONFIG_QLCNIC_SRIOV=y CONFIG_QLCNIC_DCB=y CONFIG_QLCNIC_HWMON=y CONFIG_QLGE=m CONFIG_NETXEN_NIC=m # CONFIG_QED is not set CONFIG_NET_VENDOR_QUALCOMM=y # CONFIG_QCOM_EMAC is not set # CONFIG_RMNET is not set # CONFIG_NET_VENDOR_RDC is not set CONFIG_NET_VENDOR_REALTEK=y # CONFIG_ATP is not set CONFIG_8139CP=y CONFIG_8139TOO=y CONFIG_8139TOO_PIO=y # CONFIG_8139TOO_TUNE_TWISTER is not set CONFIG_8139TOO_8129=y # CONFIG_8139_OLD_RX_RESET is not set CONFIG_R8169=y CONFIG_NET_VENDOR_RENESAS=y CONFIG_NET_VENDOR_ROCKER=y CONFIG_NET_VENDOR_SAMSUNG=y # CONFIG_SXGBE_ETH is not set # CONFIG_NET_VENDOR_SEEQ is not set CONFIG_NET_VENDOR_SOLARFLARE=y CONFIG_SFC=m CONFIG_SFC_MTD=y CONFIG_SFC_MCDI_MON=y CONFIG_SFC_SRIOV=y CONFIG_SFC_MCDI_LOGGING=y # CONFIG_SFC_FALCON is not set # CONFIG_NET_VENDOR_SILAN is not set # CONFIG_NET_VENDOR_SIS is not set CONFIG_NET_VENDOR_SMSC=y CONFIG_EPIC100=m # CONFIG_SMSC911X is not set CONFIG_SMSC9420=m CONFIG_NET_VENDOR_SOCIONEXT=y # CONFIG_NET_VENDOR_STMICRO is not set # CONFIG_NET_VENDOR_SUN is not set CONFIG_NET_VENDOR_SYNOPSYS=y # CONFIG_DWC_XLGMAC is not set # CONFIG_NET_VENDOR_TEHUTI is not set # CONFIG_NET_VENDOR_TI is not set # CONFIG_NET_VENDOR_VIA is not set # CONFIG_NET_VENDOR_WIZNET is not set # CONFIG_FDDI is not set # CONFIG_HIPPI is not set # CONFIG_NET_SB1000 is not set CONFIG_MDIO_DEVICE=y CONFIG_MDIO_BUS=y # CONFIG_MDIO_BCM_UNIMAC is not set CONFIG_MDIO_BITBANG=m # CONFIG_MDIO_GPIO is not set # CONFIG_MDIO_MSCC_MIIM is not set # CONFIG_MDIO_THUNDER is not set CONFIG_PHYLIB=y CONFIG_SWPHY=y # CONFIG_LED_TRIGGER_PHY is not set # # MII PHY device drivers # CONFIG_AMD_PHY=m # CONFIG_AQUANTIA_PHY is not set # CONFIG_ASIX_PHY is not set CONFIG_AT803X_PHY=m # CONFIG_BCM7XXX_PHY is not set CONFIG_BCM87XX_PHY=m CONFIG_BCM_NET_PHYLIB=m CONFIG_BROADCOM_PHY=m CONFIG_CICADA_PHY=m # CONFIG_CORTINA_PHY is not set CONFIG_DAVICOM_PHY=m # CONFIG_DP83822_PHY is not set # CONFIG_DP83TC811_PHY is not set # CONFIG_DP83848_PHY is not set # CONFIG_DP83867_PHY is not set CONFIG_FIXED_PHY=y CONFIG_ICPLUS_PHY=m # CONFIG_INTEL_XWAY_PHY is not set CONFIG_LSI_ET1011C_PHY=m CONFIG_LXT_PHY=m CONFIG_MARVELL_PHY=m # CONFIG_MARVELL_10G_PHY is not set CONFIG_MICREL_PHY=m # CONFIG_MICROCHIP_PHY is not set # CONFIG_MICROCHIP_T1_PHY is not set # CONFIG_MICROSEMI_PHY is not set CONFIG_NATIONAL_PHY=m CONFIG_QSEMI_PHY=m CONFIG_REALTEK_PHY=y # CONFIG_RENESAS_PHY is not set # CONFIG_ROCKCHIP_PHY is not set CONFIG_SMSC_PHY=m CONFIG_STE10XP=m # CONFIG_TERANETICS_PHY is not set CONFIG_VITESSE_PHY=m # CONFIG_XILINX_GMII2RGMII is not set # CONFIG_MICREL_KS8995MA is not set # CONFIG_PLIP is not set CONFIG_PPP=m CONFIG_PPP_BSDCOMP=m CONFIG_PPP_DEFLATE=m CONFIG_PPP_FILTER=y CONFIG_PPP_MPPE=m CONFIG_PPP_MULTILINK=y CONFIG_PPPOATM=m CONFIG_PPPOE=m CONFIG_PPTP=m CONFIG_PPPOL2TP=m CONFIG_PPP_ASYNC=m CONFIG_PPP_SYNC_TTY=m CONFIG_SLIP=m CONFIG_SLHC=m CONFIG_SLIP_COMPRESSED=y CONFIG_SLIP_SMART=y # CONFIG_SLIP_MODE_SLIP6 is not set CONFIG_USB_NET_DRIVERS=y CONFIG_USB_CATC=y CONFIG_USB_KAWETH=y CONFIG_USB_PEGASUS=y CONFIG_USB_RTL8150=y CONFIG_USB_RTL8152=m # CONFIG_USB_LAN78XX is not set CONFIG_USB_USBNET=y CONFIG_USB_NET_AX8817X=y CONFIG_USB_NET_AX88179_178A=m CONFIG_USB_NET_CDCETHER=y CONFIG_USB_NET_CDC_EEM=y CONFIG_USB_NET_CDC_NCM=m # CONFIG_USB_NET_HUAWEI_CDC_NCM is not set CONFIG_USB_NET_CDC_MBIM=m CONFIG_USB_NET_DM9601=y # CONFIG_USB_NET_SR9700 is not set # CONFIG_USB_NET_SR9800 is not set CONFIG_USB_NET_SMSC75XX=y CONFIG_USB_NET_SMSC95XX=y CONFIG_USB_NET_GL620A=y CONFIG_USB_NET_NET1080=y CONFIG_USB_NET_PLUSB=y CONFIG_USB_NET_MCS7830=y CONFIG_USB_NET_RNDIS_HOST=y CONFIG_USB_NET_CDC_SUBSET_ENABLE=y CONFIG_USB_NET_CDC_SUBSET=y CONFIG_USB_ALI_M5632=y CONFIG_USB_AN2720=y CONFIG_USB_BELKIN=y CONFIG_USB_ARMLINUX=y CONFIG_USB_EPSON2888=y CONFIG_USB_KC2190=y CONFIG_USB_NET_ZAURUS=y CONFIG_USB_NET_CX82310_ETH=m CONFIG_USB_NET_KALMIA=m CONFIG_USB_NET_QMI_WWAN=m CONFIG_USB_HSO=m CONFIG_USB_NET_INT51X1=y CONFIG_USB_IPHETH=y CONFIG_USB_SIERRA_NET=y CONFIG_USB_VL600=m # CONFIG_USB_NET_CH9200 is not set # CONFIG_USB_NET_AQC111 is not set CONFIG_WLAN=y # CONFIG_WIRELESS_WDS is not set CONFIG_WLAN_VENDOR_ADMTEK=y # CONFIG_ADM8211 is not set CONFIG_WLAN_VENDOR_ATH=y # CONFIG_ATH_DEBUG is not set # CONFIG_ATH5K is not set # CONFIG_ATH5K_PCI is not set # CONFIG_ATH9K is not set # CONFIG_ATH9K_HTC is not set # CONFIG_CARL9170 is not set # CONFIG_ATH6KL is not set # CONFIG_AR5523 is not set # CONFIG_WIL6210 is not set # CONFIG_ATH10K is not set # CONFIG_WCN36XX is not set CONFIG_WLAN_VENDOR_ATMEL=y # CONFIG_ATMEL is not set # CONFIG_AT76C50X_USB is not set CONFIG_WLAN_VENDOR_BROADCOM=y # CONFIG_B43 is not set # CONFIG_B43LEGACY is not set # CONFIG_BRCMSMAC is not set # CONFIG_BRCMFMAC is not set CONFIG_WLAN_VENDOR_CISCO=y # CONFIG_AIRO is not set CONFIG_WLAN_VENDOR_INTEL=y # CONFIG_IPW2100 is not set # CONFIG_IPW2200 is not set # CONFIG_IWL4965 is not set # CONFIG_IWL3945 is not set # CONFIG_IWLWIFI is not set CONFIG_WLAN_VENDOR_INTERSIL=y # CONFIG_HOSTAP is not set # CONFIG_HERMES is not set # CONFIG_P54_COMMON is not set # CONFIG_PRISM54 is not set CONFIG_WLAN_VENDOR_MARVELL=y # CONFIG_LIBERTAS is not set # CONFIG_LIBERTAS_THINFIRM is not set # CONFIG_MWIFIEX is not set # CONFIG_MWL8K is not set CONFIG_WLAN_VENDOR_MEDIATEK=y # CONFIG_MT7601U is not set # CONFIG_MT76x0U is not set # CONFIG_MT76x0E is not set # CONFIG_MT76x2E is not set # CONFIG_MT76x2U is not set CONFIG_WLAN_VENDOR_RALINK=y # CONFIG_RT2X00 is not set CONFIG_WLAN_VENDOR_REALTEK=y # CONFIG_RTL8180 is not set # CONFIG_RTL8187 is not set CONFIG_RTL_CARDS=m # CONFIG_RTL8192CE is not set # CONFIG_RTL8192SE is not set # CONFIG_RTL8192DE is not set # CONFIG_RTL8723AE is not set # CONFIG_RTL8723BE is not set # CONFIG_RTL8188EE is not set # CONFIG_RTL8192EE is not set # CONFIG_RTL8821AE is not set # CONFIG_RTL8192CU is not set # CONFIG_RTL8XXXU is not set CONFIG_WLAN_VENDOR_RSI=y # CONFIG_RSI_91X is not set CONFIG_WLAN_VENDOR_ST=y # CONFIG_CW1200 is not set CONFIG_WLAN_VENDOR_TI=y # CONFIG_WL1251 is not set # CONFIG_WL12XX is not set # CONFIG_WL18XX is not set # CONFIG_WLCORE is not set CONFIG_WLAN_VENDOR_ZYDAS=y # CONFIG_USB_ZD1201 is not set # CONFIG_ZD1211RW is not set CONFIG_WLAN_VENDOR_QUANTENNA=y # CONFIG_QTNFMAC_PCIE is not set CONFIG_MAC80211_HWSIM=m # CONFIG_USB_NET_RNDIS_WLAN is not set # CONFIG_VIRT_WIFI is not set # # Enable WiMAX (Networking options) to see the WiMAX drivers # CONFIG_WAN=y # CONFIG_LANMEDIA is not set CONFIG_HDLC=m CONFIG_HDLC_RAW=m # CONFIG_HDLC_RAW_ETH is not set CONFIG_HDLC_CISCO=m CONFIG_HDLC_FR=m CONFIG_HDLC_PPP=m # # X.25/LAPB support is disabled # # CONFIG_PCI200SYN is not set # CONFIG_WANXL is not set # CONFIG_PC300TOO is not set # CONFIG_FARSYNC is not set # CONFIG_DSCC4 is not set CONFIG_DLCI=m CONFIG_DLCI_MAX=8 # CONFIG_SBNI is not set CONFIG_IEEE802154_DRIVERS=m CONFIG_IEEE802154_FAKELB=m # CONFIG_IEEE802154_AT86RF230 is not set # CONFIG_IEEE802154_MRF24J40 is not set # CONFIG_IEEE802154_CC2520 is not set # CONFIG_IEEE802154_ATUSB is not set # CONFIG_IEEE802154_ADF7242 is not set # CONFIG_IEEE802154_CA8210 is not set # CONFIG_IEEE802154_MCR20A is not set # CONFIG_IEEE802154_HWSIM is not set CONFIG_XEN_NETDEV_FRONTEND=m # CONFIG_XEN_NETDEV_BACKEND is not set CONFIG_VMXNET3=m # CONFIG_FUJITSU_ES is not set CONFIG_HYPERV_NET=m CONFIG_NETDEVSIM=m CONFIG_NET_FAILOVER=y CONFIG_ISDN=y CONFIG_ISDN_I4L=m CONFIG_ISDN_PPP=y CONFIG_ISDN_PPP_VJ=y CONFIG_ISDN_MPP=y CONFIG_IPPP_FILTER=y # CONFIG_ISDN_PPP_BSDCOMP is not set CONFIG_ISDN_AUDIO=y CONFIG_ISDN_TTY_FAX=y # # ISDN feature submodules # CONFIG_ISDN_DIVERSION=m # # ISDN4Linux hardware drivers # # # Passive cards # # CONFIG_ISDN_DRV_HISAX is not set CONFIG_ISDN_CAPI=m # CONFIG_CAPI_TRACE is not set CONFIG_ISDN_CAPI_CAPI20=m CONFIG_ISDN_CAPI_MIDDLEWARE=y CONFIG_ISDN_CAPI_CAPIDRV=m # CONFIG_ISDN_CAPI_CAPIDRV_VERBOSE is not set # # CAPI hardware drivers # CONFIG_CAPI_AVM=y CONFIG_ISDN_DRV_AVMB1_B1PCI=m CONFIG_ISDN_DRV_AVMB1_B1PCIV4=y CONFIG_ISDN_DRV_AVMB1_T1PCI=m CONFIG_ISDN_DRV_AVMB1_C4=m CONFIG_ISDN_DRV_GIGASET=m CONFIG_GIGASET_CAPI=y CONFIG_GIGASET_BASE=m CONFIG_GIGASET_M105=m CONFIG_GIGASET_M101=m # CONFIG_GIGASET_DEBUG is not set CONFIG_HYSDN=m CONFIG_HYSDN_CAPI=y CONFIG_MISDN=m CONFIG_MISDN_DSP=m CONFIG_MISDN_L1OIP=m # # mISDN hardware drivers # CONFIG_MISDN_HFCPCI=m CONFIG_MISDN_HFCMULTI=m CONFIG_MISDN_HFCUSB=m CONFIG_MISDN_AVMFRITZ=m CONFIG_MISDN_SPEEDFAX=m CONFIG_MISDN_INFINEON=m CONFIG_MISDN_W6692=m CONFIG_MISDN_NETJET=m CONFIG_MISDN_IPAC=m CONFIG_MISDN_ISAR=m CONFIG_ISDN_HDLC=m # CONFIG_NVM is not set # # Input device support # CONFIG_INPUT=y CONFIG_INPUT_LEDS=y CONFIG_INPUT_FF_MEMLESS=y CONFIG_INPUT_POLLDEV=m CONFIG_INPUT_SPARSEKMAP=m # CONFIG_INPUT_MATRIXKMAP is not set # # Userland interfaces # CONFIG_INPUT_MOUSEDEV=y # CONFIG_INPUT_MOUSEDEV_PSAUX is not set CONFIG_INPUT_MOUSEDEV_SCREEN_X=1024 CONFIG_INPUT_MOUSEDEV_SCREEN_Y=768 # CONFIG_INPUT_JOYDEV is not set CONFIG_INPUT_EVDEV=y # CONFIG_INPUT_EVBUG is not set # # Input Device Drivers # CONFIG_INPUT_KEYBOARD=y # CONFIG_KEYBOARD_ADP5588 is not set # CONFIG_KEYBOARD_ADP5589 is not set CONFIG_KEYBOARD_ATKBD=y # CONFIG_KEYBOARD_QT1070 is not set # CONFIG_KEYBOARD_QT2160 is not set # CONFIG_KEYBOARD_DLINK_DIR685 is not set # CONFIG_KEYBOARD_LKKBD is not set # CONFIG_KEYBOARD_GPIO is not set # CONFIG_KEYBOARD_GPIO_POLLED is not set # CONFIG_KEYBOARD_TCA6416 is not set # CONFIG_KEYBOARD_TCA8418 is not set # CONFIG_KEYBOARD_MATRIX is not set # CONFIG_KEYBOARD_LM8323 is not set # CONFIG_KEYBOARD_LM8333 is not set # CONFIG_KEYBOARD_MAX7359 is not set # CONFIG_KEYBOARD_MCS is not set # CONFIG_KEYBOARD_MPR121 is not set # CONFIG_KEYBOARD_NEWTON is not set # CONFIG_KEYBOARD_OPENCORES is not set # CONFIG_KEYBOARD_SAMSUNG is not set # CONFIG_KEYBOARD_STOWAWAY is not set # CONFIG_KEYBOARD_SUNKBD is not set # CONFIG_KEYBOARD_TM2_TOUCHKEY is not set # CONFIG_KEYBOARD_XTKBD is not set CONFIG_INPUT_MOUSE=y CONFIG_MOUSE_PS2=y CONFIG_MOUSE_PS2_ALPS=y CONFIG_MOUSE_PS2_BYD=y CONFIG_MOUSE_PS2_LOGIPS2PP=y CONFIG_MOUSE_PS2_SYNAPTICS=y CONFIG_MOUSE_PS2_SYNAPTICS_SMBUS=y CONFIG_MOUSE_PS2_CYPRESS=y CONFIG_MOUSE_PS2_LIFEBOOK=y CONFIG_MOUSE_PS2_TRACKPOINT=y CONFIG_MOUSE_PS2_ELANTECH=y CONFIG_MOUSE_PS2_ELANTECH_SMBUS=y CONFIG_MOUSE_PS2_SENTELIC=y # CONFIG_MOUSE_PS2_TOUCHKIT is not set CONFIG_MOUSE_PS2_FOCALTECH=y # CONFIG_MOUSE_PS2_VMMOUSE is not set CONFIG_MOUSE_PS2_SMBUS=y CONFIG_MOUSE_SERIAL=m CONFIG_MOUSE_APPLETOUCH=m CONFIG_MOUSE_BCM5974=m CONFIG_MOUSE_CYAPA=m # CONFIG_MOUSE_ELAN_I2C is not set CONFIG_MOUSE_VSXXXAA=m # CONFIG_MOUSE_GPIO is not set CONFIG_MOUSE_SYNAPTICS_I2C=m CONFIG_MOUSE_SYNAPTICS_USB=m # CONFIG_INPUT_JOYSTICK is not set CONFIG_INPUT_TABLET=y CONFIG_TABLET_USB_ACECAD=m CONFIG_TABLET_USB_AIPTEK=m CONFIG_TABLET_USB_GTCO=m # CONFIG_TABLET_USB_HANWANG is not set CONFIG_TABLET_USB_KBTAB=m # CONFIG_TABLET_USB_PEGASUS is not set # CONFIG_TABLET_SERIAL_WACOM4 is not set CONFIG_INPUT_TOUCHSCREEN=y CONFIG_TOUCHSCREEN_PROPERTIES=y # CONFIG_TOUCHSCREEN_ADS7846 is not set # CONFIG_TOUCHSCREEN_AD7877 is not set # CONFIG_TOUCHSCREEN_AD7879 is not set # CONFIG_TOUCHSCREEN_ATMEL_MXT is not set # CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set # CONFIG_TOUCHSCREEN_BU21013 is not set # CONFIG_TOUCHSCREEN_BU21029 is not set # CONFIG_TOUCHSCREEN_CHIPONE_ICN8505 is not set # CONFIG_TOUCHSCREEN_CY8CTMG110 is not set # CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set # CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set # CONFIG_TOUCHSCREEN_DYNAPRO is not set # CONFIG_TOUCHSCREEN_HAMPSHIRE is not set # CONFIG_TOUCHSCREEN_EETI is not set # CONFIG_TOUCHSCREEN_EGALAX_SERIAL is not set # CONFIG_TOUCHSCREEN_EXC3000 is not set # CONFIG_TOUCHSCREEN_FUJITSU is not set # CONFIG_TOUCHSCREEN_GOODIX is not set # CONFIG_TOUCHSCREEN_HIDEEP is not set # CONFIG_TOUCHSCREEN_ILI210X is not set # CONFIG_TOUCHSCREEN_S6SY761 is not set # CONFIG_TOUCHSCREEN_GUNZE is not set # CONFIG_TOUCHSCREEN_EKTF2127 is not set # CONFIG_TOUCHSCREEN_ELAN is not set # CONFIG_TOUCHSCREEN_ELO is not set CONFIG_TOUCHSCREEN_WACOM_W8001=m CONFIG_TOUCHSCREEN_WACOM_I2C=m # CONFIG_TOUCHSCREEN_MAX11801 is not set # CONFIG_TOUCHSCREEN_MCS5000 is not set # CONFIG_TOUCHSCREEN_MMS114 is not set # CONFIG_TOUCHSCREEN_MELFAS_MIP4 is not set # CONFIG_TOUCHSCREEN_MTOUCH is not set # CONFIG_TOUCHSCREEN_INEXIO is not set # CONFIG_TOUCHSCREEN_MK712 is not set # CONFIG_TOUCHSCREEN_PENMOUNT is not set # CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set # CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set # CONFIG_TOUCHSCREEN_TOUCHWIN is not set # CONFIG_TOUCHSCREEN_PIXCIR is not set # CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set # CONFIG_TOUCHSCREEN_WM97XX is not set # CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set # CONFIG_TOUCHSCREEN_TOUCHIT213 is not set # CONFIG_TOUCHSCREEN_TSC_SERIO is not set # CONFIG_TOUCHSCREEN_TSC2004 is not set # CONFIG_TOUCHSCREEN_TSC2005 is not set # CONFIG_TOUCHSCREEN_TSC2007 is not set # CONFIG_TOUCHSCREEN_RM_TS is not set # CONFIG_TOUCHSCREEN_SILEAD is not set # CONFIG_TOUCHSCREEN_SIS_I2C is not set # CONFIG_TOUCHSCREEN_ST1232 is not set # CONFIG_TOUCHSCREEN_STMFTS is not set # CONFIG_TOUCHSCREEN_SUR40 is not set # CONFIG_TOUCHSCREEN_SURFACE3_SPI is not set # CONFIG_TOUCHSCREEN_SX8654 is not set # CONFIG_TOUCHSCREEN_TPS6507X is not set # CONFIG_TOUCHSCREEN_ZET6223 is not set # CONFIG_TOUCHSCREEN_ZFORCE is not set # CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set CONFIG_INPUT_MISC=y # CONFIG_INPUT_AD714X is not set # CONFIG_INPUT_BMA150 is not set # CONFIG_INPUT_E3X0_BUTTON is not set CONFIG_INPUT_PCSPKR=m # CONFIG_INPUT_MMA8450 is not set CONFIG_INPUT_APANEL=m # CONFIG_INPUT_GP2A is not set # CONFIG_INPUT_GPIO_BEEPER is not set # CONFIG_INPUT_GPIO_DECODER is not set CONFIG_INPUT_ATLAS_BTNS=m CONFIG_INPUT_ATI_REMOTE2=m CONFIG_INPUT_KEYSPAN_REMOTE=m # CONFIG_INPUT_KXTJ9 is not set CONFIG_INPUT_POWERMATE=m CONFIG_INPUT_YEALINK=m CONFIG_INPUT_CM109=m CONFIG_INPUT_UINPUT=m # CONFIG_INPUT_PCF8574 is not set # CONFIG_INPUT_PWM_BEEPER is not set # CONFIG_INPUT_PWM_VIBRA is not set # CONFIG_INPUT_GPIO_ROTARY_ENCODER is not set # CONFIG_INPUT_ADXL34X is not set # CONFIG_INPUT_IMS_PCU is not set # CONFIG_INPUT_CMA3000 is not set CONFIG_INPUT_XEN_KBDDEV_FRONTEND=m # CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set # CONFIG_INPUT_DRV260X_HAPTICS is not set # CONFIG_INPUT_DRV2665_HAPTICS is not set # CONFIG_INPUT_DRV2667_HAPTICS is not set # CONFIG_RMI4_CORE is not set # # Hardware I/O ports # CONFIG_SERIO=y CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y CONFIG_SERIO_I8042=y CONFIG_SERIO_SERPORT=y # CONFIG_SERIO_CT82C710 is not set # CONFIG_SERIO_PARKBD is not set # CONFIG_SERIO_PCIPS2 is not set CONFIG_SERIO_LIBPS2=y CONFIG_SERIO_RAW=m CONFIG_SERIO_ALTERA_PS2=m # CONFIG_SERIO_PS2MULT is not set CONFIG_SERIO_ARC_PS2=m # CONFIG_SERIO_OLPC_APSP is not set CONFIG_HYPERV_KEYBOARD=m # CONFIG_SERIO_GPIO_PS2 is not set # CONFIG_USERIO is not set # CONFIG_GAMEPORT is not set # # Character devices # CONFIG_TTY=y CONFIG_VT=y CONFIG_CONSOLE_TRANSLATIONS=y CONFIG_VT_CONSOLE=y CONFIG_VT_CONSOLE_SLEEP=y CONFIG_HW_CONSOLE=y CONFIG_VT_HW_CONSOLE_BINDING=y CONFIG_UNIX98_PTYS=y # CONFIG_LEGACY_PTYS is not set CONFIG_SERIAL_NONSTANDARD=y # CONFIG_ROCKETPORT is not set CONFIG_CYCLADES=m # CONFIG_CYZ_INTR is not set CONFIG_MOXA_INTELLIO=m CONFIG_MOXA_SMARTIO=m CONFIG_SYNCLINK=m CONFIG_SYNCLINKMP=m CONFIG_SYNCLINK_GT=m CONFIG_NOZOMI=m # CONFIG_ISI is not set CONFIG_N_HDLC=m CONFIG_N_GSM=m # CONFIG_TRACE_SINK is not set CONFIG_DEVMEM=y # CONFIG_DEVKMEM is not set # # Serial drivers # CONFIG_SERIAL_EARLYCON=y CONFIG_SERIAL_8250=y # CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set CONFIG_SERIAL_8250_PNP=y # CONFIG_SERIAL_8250_FINTEK is not set CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_8250_DMA=y CONFIG_SERIAL_8250_PCI=y CONFIG_SERIAL_8250_EXAR=y CONFIG_SERIAL_8250_NR_UARTS=32 CONFIG_SERIAL_8250_RUNTIME_UARTS=4 CONFIG_SERIAL_8250_EXTENDED=y CONFIG_SERIAL_8250_MANY_PORTS=y CONFIG_SERIAL_8250_SHARE_IRQ=y # CONFIG_SERIAL_8250_DETECT_IRQ is not set CONFIG_SERIAL_8250_RSA=y CONFIG_SERIAL_8250_DW=y # CONFIG_SERIAL_8250_RT288X is not set CONFIG_SERIAL_8250_LPSS=y CONFIG_SERIAL_8250_MID=y # CONFIG_SERIAL_8250_MOXA is not set # # Non-8250 serial port support # # CONFIG_SERIAL_MAX3100 is not set # CONFIG_SERIAL_MAX310X is not set # CONFIG_SERIAL_UARTLITE is not set CONFIG_SERIAL_CORE=y CONFIG_SERIAL_CORE_CONSOLE=y CONFIG_SERIAL_JSM=m # CONFIG_SERIAL_SCCNXP is not set # CONFIG_SERIAL_SC16IS7XX is not set # CONFIG_SERIAL_ALTERA_JTAGUART is not set # CONFIG_SERIAL_ALTERA_UART is not set # CONFIG_SERIAL_IFX6X60 is not set CONFIG_SERIAL_ARC=m CONFIG_SERIAL_ARC_NR_PORTS=1 # CONFIG_SERIAL_RP2 is not set # CONFIG_SERIAL_FSL_LPUART is not set # CONFIG_SERIAL_DEV_BUS is not set # CONFIG_TTY_PRINTK is not set CONFIG_PRINTER=m # CONFIG_LP_CONSOLE is not set CONFIG_PPDEV=m CONFIG_HVC_DRIVER=y CONFIG_HVC_IRQ=y CONFIG_HVC_XEN=y CONFIG_HVC_XEN_FRONTEND=y CONFIG_VIRTIO_CONSOLE=y CONFIG_IPMI_HANDLER=m CONFIG_IPMI_DMI_DECODE=y # CONFIG_IPMI_PANIC_EVENT is not set CONFIG_IPMI_DEVICE_INTERFACE=m CONFIG_IPMI_SI=m # CONFIG_IPMI_SSIF is not set CONFIG_IPMI_WATCHDOG=m CONFIG_IPMI_POWEROFF=m CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_TIMERIOMEM=m CONFIG_HW_RANDOM_INTEL=m CONFIG_HW_RANDOM_AMD=m CONFIG_HW_RANDOM_VIA=m CONFIG_HW_RANDOM_VIRTIO=y CONFIG_NVRAM=y # CONFIG_R3964 is not set # CONFIG_APPLICOM is not set # CONFIG_MWAVE is not set CONFIG_RAW_DRIVER=y CONFIG_MAX_RAW_DEVS=8192 CONFIG_HPET=y CONFIG_HPET_MMAP=y # CONFIG_HPET_MMAP_DEFAULT is not set CONFIG_HANGCHECK_TIMER=m CONFIG_UV_MMTIMER=m CONFIG_TCG_TPM=y CONFIG_HW_RANDOM_TPM=y CONFIG_TCG_TIS_CORE=y CONFIG_TCG_TIS=y # CONFIG_TCG_TIS_SPI is not set # CONFIG_TCG_TIS_I2C_ATMEL is not set # CONFIG_TCG_TIS_I2C_INFINEON is not set # CONFIG_TCG_TIS_I2C_NUVOTON is not set CONFIG_TCG_NSC=m CONFIG_TCG_ATMEL=m CONFIG_TCG_INFINEON=m # CONFIG_TCG_XEN is not set CONFIG_TCG_CRB=y # CONFIG_TCG_VTPM_PROXY is not set # CONFIG_TCG_TIS_ST33ZP24_I2C is not set # CONFIG_TCG_TIS_ST33ZP24_SPI is not set CONFIG_TELCLOCK=m CONFIG_DEVPORT=y # CONFIG_XILLYBUS is not set # CONFIG_RANDOM_TRUST_CPU is not set # # I2C support # CONFIG_I2C=y CONFIG_ACPI_I2C_OPREGION=y CONFIG_I2C_BOARDINFO=y CONFIG_I2C_COMPAT=y CONFIG_I2C_CHARDEV=m CONFIG_I2C_MUX=m # # Multiplexer I2C Chip support # # CONFIG_I2C_MUX_GPIO is not set # CONFIG_I2C_MUX_LTC4306 is not set # CONFIG_I2C_MUX_PCA9541 is not set # CONFIG_I2C_MUX_PCA954x is not set # CONFIG_I2C_MUX_REG is not set # CONFIG_I2C_MUX_MLXCPLD is not set CONFIG_I2C_HELPER_AUTO=y CONFIG_I2C_SMBUS=y CONFIG_I2C_ALGOBIT=y CONFIG_I2C_ALGOPCA=m # # I2C Hardware Bus support # # # PC SMBus host controller drivers # # CONFIG_I2C_ALI1535 is not set # CONFIG_I2C_ALI1563 is not set # CONFIG_I2C_ALI15X3 is not set CONFIG_I2C_AMD756=m CONFIG_I2C_AMD756_S4882=m CONFIG_I2C_AMD8111=m CONFIG_I2C_I801=y CONFIG_I2C_ISCH=m CONFIG_I2C_ISMT=m CONFIG_I2C_PIIX4=m CONFIG_I2C_NFORCE2=m CONFIG_I2C_NFORCE2_S4985=m # CONFIG_I2C_NVIDIA_GPU is not set # CONFIG_I2C_SIS5595 is not set # CONFIG_I2C_SIS630 is not set CONFIG_I2C_SIS96X=m CONFIG_I2C_VIA=m CONFIG_I2C_VIAPRO=m # # ACPI drivers # CONFIG_I2C_SCMI=m # # I2C system bus drivers (mostly embedded / system-on-chip) # # CONFIG_I2C_CBUS_GPIO is not set CONFIG_I2C_DESIGNWARE_CORE=m CONFIG_I2C_DESIGNWARE_PLATFORM=m # CONFIG_I2C_DESIGNWARE_SLAVE is not set CONFIG_I2C_DESIGNWARE_PCI=m # CONFIG_I2C_DESIGNWARE_BAYTRAIL is not set # CONFIG_I2C_EMEV2 is not set # CONFIG_I2C_GPIO is not set # CONFIG_I2C_OCORES is not set CONFIG_I2C_PCA_PLATFORM=m CONFIG_I2C_SIMTEC=m # CONFIG_I2C_XILINX is not set # # External I2C/SMBus adapter drivers # CONFIG_I2C_DIOLAN_U2C=m CONFIG_I2C_PARPORT=m CONFIG_I2C_PARPORT_LIGHT=m # CONFIG_I2C_ROBOTFUZZ_OSIF is not set # CONFIG_I2C_TAOS_EVM is not set CONFIG_I2C_TINY_USB=m CONFIG_I2C_VIPERBOARD=m # # Other I2C/SMBus bus drivers # # CONFIG_I2C_MLXCPLD is not set CONFIG_I2C_STUB=m # CONFIG_I2C_SLAVE is not set # CONFIG_I2C_DEBUG_CORE is not set # CONFIG_I2C_DEBUG_ALGO is not set # CONFIG_I2C_DEBUG_BUS is not set # CONFIG_I3C is not set CONFIG_SPI=y # CONFIG_SPI_DEBUG is not set CONFIG_SPI_MASTER=y # CONFIG_SPI_MEM is not set # # SPI Master Controller Drivers # # CONFIG_SPI_ALTERA is not set # CONFIG_SPI_AXI_SPI_ENGINE is not set # CONFIG_SPI_BITBANG is not set # CONFIG_SPI_BUTTERFLY is not set # CONFIG_SPI_CADENCE is not set CONFIG_SPI_DESIGNWARE=m # CONFIG_SPI_DW_PCI is not set # CONFIG_SPI_DW_MMIO is not set # CONFIG_SPI_GPIO is not set # CONFIG_SPI_LM70_LLP is not set # CONFIG_SPI_OC_TINY is not set CONFIG_SPI_PXA2XX=m CONFIG_SPI_PXA2XX_PCI=m # CONFIG_SPI_ROCKCHIP is not set # CONFIG_SPI_SC18IS602 is not set # CONFIG_SPI_MXIC is not set # CONFIG_SPI_XCOMM is not set # CONFIG_SPI_XILINX is not set # CONFIG_SPI_ZYNQMP_GQSPI is not set # # SPI Protocol Masters # # CONFIG_SPI_SPIDEV is not set # CONFIG_SPI_LOOPBACK_TEST is not set # CONFIG_SPI_TLE62X0 is not set # CONFIG_SPI_SLAVE is not set # CONFIG_SPMI is not set # CONFIG_HSI is not set CONFIG_PPS=y # CONFIG_PPS_DEBUG is not set # # PPS clients support # # CONFIG_PPS_CLIENT_KTIMER is not set CONFIG_PPS_CLIENT_LDISC=m CONFIG_PPS_CLIENT_PARPORT=m CONFIG_PPS_CLIENT_GPIO=m # # PPS generators support # # # PTP clock support # CONFIG_PTP_1588_CLOCK=y CONFIG_DP83640_PHY=m CONFIG_PTP_1588_CLOCK_KVM=y CONFIG_PINCTRL=y CONFIG_PINMUX=y CONFIG_PINCONF=y CONFIG_GENERIC_PINCONF=y # CONFIG_DEBUG_PINCTRL is not set # CONFIG_PINCTRL_AMD is not set # CONFIG_PINCTRL_MCP23S08 is not set # CONFIG_PINCTRL_SX150X is not set CONFIG_PINCTRL_BAYTRAIL=y # CONFIG_PINCTRL_CHERRYVIEW is not set # CONFIG_PINCTRL_BROXTON is not set # CONFIG_PINCTRL_CANNONLAKE is not set # CONFIG_PINCTRL_CEDARFORK is not set # CONFIG_PINCTRL_DENVERTON is not set # CONFIG_PINCTRL_GEMINILAKE is not set # CONFIG_PINCTRL_ICELAKE is not set # CONFIG_PINCTRL_LEWISBURG is not set # CONFIG_PINCTRL_SUNRISEPOINT is not set CONFIG_GPIOLIB=y CONFIG_GPIOLIB_FASTPATH_LIMIT=512 CONFIG_GPIO_ACPI=y CONFIG_GPIOLIB_IRQCHIP=y # CONFIG_DEBUG_GPIO is not set CONFIG_GPIO_SYSFS=y # # Memory mapped GPIO drivers # # CONFIG_GPIO_AMDPT is not set # CONFIG_GPIO_DWAPB is not set # CONFIG_GPIO_EXAR is not set # CONFIG_GPIO_GENERIC_PLATFORM is not set # CONFIG_GPIO_ICH is not set CONFIG_GPIO_LYNXPOINT=m # CONFIG_GPIO_MB86S7X is not set CONFIG_GPIO_MOCKUP=y # CONFIG_GPIO_VX855 is not set # # Port-mapped I/O GPIO drivers # # CONFIG_GPIO_F7188X is not set # CONFIG_GPIO_IT87 is not set # CONFIG_GPIO_SCH is not set # CONFIG_GPIO_SCH311X is not set # CONFIG_GPIO_WINBOND is not set # CONFIG_GPIO_WS16C48 is not set # # I2C GPIO expanders # # CONFIG_GPIO_ADP5588 is not set # CONFIG_GPIO_MAX7300 is not set # CONFIG_GPIO_MAX732X is not set # CONFIG_GPIO_PCA953X is not set # CONFIG_GPIO_PCF857X is not set # CONFIG_GPIO_TPIC2810 is not set # # MFD GPIO expanders # # # PCI GPIO expanders # # CONFIG_GPIO_AMD8111 is not set # CONFIG_GPIO_ML_IOH is not set # CONFIG_GPIO_PCI_IDIO_16 is not set # CONFIG_GPIO_PCIE_IDIO_24 is not set # CONFIG_GPIO_RDC321X is not set # # SPI GPIO expanders # # CONFIG_GPIO_MAX3191X is not set # CONFIG_GPIO_MAX7301 is not set # CONFIG_GPIO_MC33880 is not set # CONFIG_GPIO_PISOSR is not set # CONFIG_GPIO_XRA1403 is not set # # USB GPIO expanders # # CONFIG_GPIO_VIPERBOARD is not set # CONFIG_W1 is not set # CONFIG_POWER_AVS is not set CONFIG_POWER_RESET=y # CONFIG_POWER_RESET_RESTART is not set CONFIG_POWER_SUPPLY=y # CONFIG_POWER_SUPPLY_DEBUG is not set # CONFIG_PDA_POWER is not set # CONFIG_TEST_POWER is not set # CONFIG_CHARGER_ADP5061 is not set # CONFIG_BATTERY_DS2780 is not set # CONFIG_BATTERY_DS2781 is not set # CONFIG_BATTERY_DS2782 is not set # CONFIG_BATTERY_SBS is not set # CONFIG_CHARGER_SBS is not set # CONFIG_MANAGER_SBS is not set # CONFIG_BATTERY_BQ27XXX is not set # CONFIG_BATTERY_MAX17040 is not set # CONFIG_BATTERY_MAX17042 is not set # CONFIG_CHARGER_ISP1704 is not set # CONFIG_CHARGER_MAX8903 is not set # CONFIG_CHARGER_LP8727 is not set # CONFIG_CHARGER_GPIO is not set # CONFIG_CHARGER_LTC3651 is not set # CONFIG_CHARGER_BQ2415X is not set # CONFIG_CHARGER_BQ24190 is not set # CONFIG_CHARGER_BQ24257 is not set # CONFIG_CHARGER_BQ24735 is not set # CONFIG_CHARGER_BQ25890 is not set CONFIG_CHARGER_SMB347=m # CONFIG_BATTERY_GAUGE_LTC2941 is not set # CONFIG_CHARGER_RT9455 is not set CONFIG_HWMON=y CONFIG_HWMON_VID=m # CONFIG_HWMON_DEBUG_CHIP is not set # # Native drivers # CONFIG_SENSORS_ABITUGURU=m CONFIG_SENSORS_ABITUGURU3=m # CONFIG_SENSORS_AD7314 is not set CONFIG_SENSORS_AD7414=m CONFIG_SENSORS_AD7418=m CONFIG_SENSORS_ADM1021=m CONFIG_SENSORS_ADM1025=m CONFIG_SENSORS_ADM1026=m CONFIG_SENSORS_ADM1029=m CONFIG_SENSORS_ADM1031=m CONFIG_SENSORS_ADM9240=m CONFIG_SENSORS_ADT7X10=m # CONFIG_SENSORS_ADT7310 is not set CONFIG_SENSORS_ADT7410=m CONFIG_SENSORS_ADT7411=m CONFIG_SENSORS_ADT7462=m CONFIG_SENSORS_ADT7470=m CONFIG_SENSORS_ADT7475=m CONFIG_SENSORS_ASC7621=m CONFIG_SENSORS_K8TEMP=m CONFIG_SENSORS_K10TEMP=m CONFIG_SENSORS_FAM15H_POWER=m CONFIG_SENSORS_APPLESMC=m CONFIG_SENSORS_ASB100=m # CONFIG_SENSORS_ASPEED is not set CONFIG_SENSORS_ATXP1=m CONFIG_SENSORS_DS620=m CONFIG_SENSORS_DS1621=m CONFIG_SENSORS_DELL_SMM=m CONFIG_SENSORS_I5K_AMB=m CONFIG_SENSORS_F71805F=m CONFIG_SENSORS_F71882FG=m CONFIG_SENSORS_F75375S=m CONFIG_SENSORS_FSCHMD=m # CONFIG_SENSORS_FTSTEUTATES is not set CONFIG_SENSORS_GL518SM=m CONFIG_SENSORS_GL520SM=m CONFIG_SENSORS_G760A=m # CONFIG_SENSORS_G762 is not set # CONFIG_SENSORS_HIH6130 is not set CONFIG_SENSORS_IBMAEM=m CONFIG_SENSORS_IBMPEX=m # CONFIG_SENSORS_I5500 is not set CONFIG_SENSORS_CORETEMP=m CONFIG_SENSORS_IT87=m # CONFIG_SENSORS_JC42 is not set # CONFIG_SENSORS_POWR1220 is not set CONFIG_SENSORS_LINEAGE=m # CONFIG_SENSORS_LTC2945 is not set # CONFIG_SENSORS_LTC2990 is not set CONFIG_SENSORS_LTC4151=m CONFIG_SENSORS_LTC4215=m # CONFIG_SENSORS_LTC4222 is not set CONFIG_SENSORS_LTC4245=m # CONFIG_SENSORS_LTC4260 is not set CONFIG_SENSORS_LTC4261=m # CONFIG_SENSORS_MAX1111 is not set CONFIG_SENSORS_MAX16065=m CONFIG_SENSORS_MAX1619=m CONFIG_SENSORS_MAX1668=m CONFIG_SENSORS_MAX197=m # CONFIG_SENSORS_MAX31722 is not set # CONFIG_SENSORS_MAX6621 is not set CONFIG_SENSORS_MAX6639=m CONFIG_SENSORS_MAX6642=m CONFIG_SENSORS_MAX6650=m CONFIG_SENSORS_MAX6697=m # CONFIG_SENSORS_MAX31790 is not set CONFIG_SENSORS_MCP3021=m # CONFIG_SENSORS_TC654 is not set # CONFIG_SENSORS_ADCXX is not set CONFIG_SENSORS_LM63=m # CONFIG_SENSORS_LM70 is not set CONFIG_SENSORS_LM73=m CONFIG_SENSORS_LM75=m CONFIG_SENSORS_LM77=m CONFIG_SENSORS_LM78=m CONFIG_SENSORS_LM80=m CONFIG_SENSORS_LM83=m CONFIG_SENSORS_LM85=m CONFIG_SENSORS_LM87=m CONFIG_SENSORS_LM90=m CONFIG_SENSORS_LM92=m CONFIG_SENSORS_LM93=m CONFIG_SENSORS_LM95234=m CONFIG_SENSORS_LM95241=m CONFIG_SENSORS_LM95245=m CONFIG_SENSORS_PC87360=m CONFIG_SENSORS_PC87427=m CONFIG_SENSORS_NTC_THERMISTOR=m # CONFIG_SENSORS_NCT6683 is not set CONFIG_SENSORS_NCT6775=m # CONFIG_SENSORS_NCT7802 is not set # CONFIG_SENSORS_NCT7904 is not set # CONFIG_SENSORS_NPCM7XX is not set # CONFIG_SENSORS_OCC_P8_I2C is not set CONFIG_SENSORS_PCF8591=m CONFIG_PMBUS=m CONFIG_SENSORS_PMBUS=m CONFIG_SENSORS_ADM1275=m # CONFIG_SENSORS_IBM_CFFPS is not set # CONFIG_SENSORS_IR35221 is not set CONFIG_SENSORS_LM25066=m CONFIG_SENSORS_LTC2978=m # CONFIG_SENSORS_LTC3815 is not set CONFIG_SENSORS_MAX16064=m # CONFIG_SENSORS_MAX20751 is not set # CONFIG_SENSORS_MAX31785 is not set CONFIG_SENSORS_MAX34440=m CONFIG_SENSORS_MAX8688=m # CONFIG_SENSORS_TPS40422 is not set # CONFIG_SENSORS_TPS53679 is not set CONFIG_SENSORS_UCD9000=m CONFIG_SENSORS_UCD9200=m CONFIG_SENSORS_ZL6100=m # CONFIG_SENSORS_SHT15 is not set CONFIG_SENSORS_SHT21=m # CONFIG_SENSORS_SHT3x is not set # CONFIG_SENSORS_SHTC1 is not set CONFIG_SENSORS_SIS5595=m CONFIG_SENSORS_DME1737=m CONFIG_SENSORS_EMC1403=m # CONFIG_SENSORS_EMC2103 is not set CONFIG_SENSORS_EMC6W201=m CONFIG_SENSORS_SMSC47M1=m CONFIG_SENSORS_SMSC47M192=m CONFIG_SENSORS_SMSC47B397=m CONFIG_SENSORS_SCH56XX_COMMON=m CONFIG_SENSORS_SCH5627=m CONFIG_SENSORS_SCH5636=m # CONFIG_SENSORS_STTS751 is not set # CONFIG_SENSORS_SMM665 is not set # CONFIG_SENSORS_ADC128D818 is not set CONFIG_SENSORS_ADS1015=m CONFIG_SENSORS_ADS7828=m # CONFIG_SENSORS_ADS7871 is not set CONFIG_SENSORS_AMC6821=m CONFIG_SENSORS_INA209=m CONFIG_SENSORS_INA2XX=m # CONFIG_SENSORS_INA3221 is not set # CONFIG_SENSORS_TC74 is not set CONFIG_SENSORS_THMC50=m CONFIG_SENSORS_TMP102=m # CONFIG_SENSORS_TMP103 is not set # CONFIG_SENSORS_TMP108 is not set CONFIG_SENSORS_TMP401=m CONFIG_SENSORS_TMP421=m CONFIG_SENSORS_VIA_CPUTEMP=m CONFIG_SENSORS_VIA686A=m CONFIG_SENSORS_VT1211=m CONFIG_SENSORS_VT8231=m # CONFIG_SENSORS_W83773G is not set CONFIG_SENSORS_W83781D=m CONFIG_SENSORS_W83791D=m CONFIG_SENSORS_W83792D=m CONFIG_SENSORS_W83793=m CONFIG_SENSORS_W83795=m # CONFIG_SENSORS_W83795_FANCTRL is not set CONFIG_SENSORS_W83L785TS=m CONFIG_SENSORS_W83L786NG=m CONFIG_SENSORS_W83627HF=m CONFIG_SENSORS_W83627EHF=m # CONFIG_SENSORS_XGENE is not set # # ACPI drivers # CONFIG_SENSORS_ACPI_POWER=m CONFIG_SENSORS_ATK0110=m CONFIG_THERMAL=y # CONFIG_THERMAL_STATISTICS is not set CONFIG_THERMAL_EMERGENCY_POWEROFF_DELAY_MS=0 CONFIG_THERMAL_HWMON=y CONFIG_THERMAL_WRITABLE_TRIPS=y CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE=y # CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set # CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set # CONFIG_THERMAL_DEFAULT_GOV_POWER_ALLOCATOR is not set CONFIG_THERMAL_GOV_FAIR_SHARE=y CONFIG_THERMAL_GOV_STEP_WISE=y CONFIG_THERMAL_GOV_BANG_BANG=y CONFIG_THERMAL_GOV_USER_SPACE=y # CONFIG_THERMAL_GOV_POWER_ALLOCATOR is not set # CONFIG_CLOCK_THERMAL is not set # CONFIG_DEVFREQ_THERMAL is not set # CONFIG_THERMAL_EMULATION is not set # # Intel thermal drivers # CONFIG_INTEL_POWERCLAMP=m CONFIG_X86_PKG_TEMP_THERMAL=m # CONFIG_INTEL_SOC_DTS_THERMAL is not set # # ACPI INT340X thermal drivers # # CONFIG_INT340X_THERMAL is not set CONFIG_INTEL_PCH_THERMAL=m CONFIG_WATCHDOG=y CONFIG_WATCHDOG_CORE=y # CONFIG_WATCHDOG_NOWAYOUT is not set CONFIG_WATCHDOG_HANDLE_BOOT_ENABLED=y # CONFIG_WATCHDOG_SYSFS is not set # # Watchdog Device Drivers # CONFIG_SOFT_WATCHDOG=m CONFIG_WDAT_WDT=m # CONFIG_XILINX_WATCHDOG is not set # CONFIG_ZIIRAVE_WATCHDOG is not set # CONFIG_CADENCE_WATCHDOG is not set # CONFIG_DW_WATCHDOG is not set # CONFIG_MAX63XX_WATCHDOG is not set # CONFIG_ACQUIRE_WDT is not set # CONFIG_ADVANTECH_WDT is not set CONFIG_ALIM1535_WDT=m CONFIG_ALIM7101_WDT=m # CONFIG_EBC_C384_WDT is not set CONFIG_F71808E_WDT=m CONFIG_SP5100_TCO=m CONFIG_SBC_FITPC2_WATCHDOG=m # CONFIG_EUROTECH_WDT is not set CONFIG_IB700_WDT=m CONFIG_IBMASR=m # CONFIG_WAFER_WDT is not set CONFIG_I6300ESB_WDT=y CONFIG_IE6XX_WDT=m CONFIG_ITCO_WDT=y CONFIG_ITCO_VENDOR_SUPPORT=y CONFIG_IT8712F_WDT=m CONFIG_IT87_WDT=m CONFIG_HP_WATCHDOG=m CONFIG_HPWDT_NMI_DECODING=y # CONFIG_SC1200_WDT is not set # CONFIG_PC87413_WDT is not set CONFIG_NV_TCO=m # CONFIG_60XX_WDT is not set # CONFIG_CPU5_WDT is not set CONFIG_SMSC_SCH311X_WDT=m # CONFIG_SMSC37B787_WDT is not set # CONFIG_TQMX86_WDT is not set CONFIG_VIA_WDT=m CONFIG_W83627HF_WDT=m CONFIG_W83877F_WDT=m CONFIG_W83977F_WDT=m CONFIG_MACHZ_WDT=m # CONFIG_SBC_EPX_C3_WATCHDOG is not set # CONFIG_INTEL_MEI_WDT is not set # CONFIG_NI903X_WDT is not set # CONFIG_NIC7018_WDT is not set # CONFIG_MEN_A21_WDT is not set CONFIG_XEN_WDT=m # # PCI-based Watchdog Cards # CONFIG_PCIPCWATCHDOG=m CONFIG_WDTPCI=m # # USB-based Watchdog Cards # CONFIG_USBPCWATCHDOG=m # # Watchdog Pretimeout Governors # # CONFIG_WATCHDOG_PRETIMEOUT_GOV is not set CONFIG_SSB_POSSIBLE=y CONFIG_SSB=m CONFIG_SSB_SPROM=y CONFIG_SSB_PCIHOST_POSSIBLE=y CONFIG_SSB_PCIHOST=y CONFIG_SSB_SDIOHOST_POSSIBLE=y CONFIG_SSB_SDIOHOST=y CONFIG_SSB_DRIVER_PCICORE_POSSIBLE=y CONFIG_SSB_DRIVER_PCICORE=y # CONFIG_SSB_DRIVER_GPIO is not set CONFIG_BCMA_POSSIBLE=y CONFIG_BCMA=m CONFIG_BCMA_HOST_PCI_POSSIBLE=y CONFIG_BCMA_HOST_PCI=y # CONFIG_BCMA_HOST_SOC is not set CONFIG_BCMA_DRIVER_PCI=y CONFIG_BCMA_DRIVER_GMAC_CMN=y # CONFIG_BCMA_DRIVER_GPIO is not set # CONFIG_BCMA_DEBUG is not set # # Multifunction device drivers # CONFIG_MFD_CORE=y # CONFIG_MFD_AS3711 is not set # CONFIG_PMIC_ADP5520 is not set # CONFIG_MFD_AAT2870_CORE is not set # CONFIG_MFD_AT91_USART is not set # CONFIG_MFD_BCM590XX is not set # CONFIG_MFD_BD9571MWV is not set # CONFIG_MFD_AXP20X_I2C is not set # CONFIG_MFD_CROS_EC is not set # CONFIG_MFD_MADERA is not set # CONFIG_PMIC_DA903X is not set # CONFIG_MFD_DA9052_SPI is not set # CONFIG_MFD_DA9052_I2C is not set # CONFIG_MFD_DA9055 is not set # CONFIG_MFD_DA9062 is not set # CONFIG_MFD_DA9063 is not set # CONFIG_MFD_DA9150 is not set # CONFIG_MFD_DLN2 is not set # CONFIG_MFD_MC13XXX_SPI is not set # CONFIG_MFD_MC13XXX_I2C is not set # CONFIG_HTC_PASIC3 is not set # CONFIG_HTC_I2CPLD is not set # CONFIG_MFD_INTEL_QUARK_I2C_GPIO is not set CONFIG_LPC_ICH=y CONFIG_LPC_SCH=m # CONFIG_INTEL_SOC_PMIC is not set # CONFIG_INTEL_SOC_PMIC_CHTWC is not set # CONFIG_INTEL_SOC_PMIC_CHTDC_TI is not set # CONFIG_MFD_INTEL_LPSS_ACPI is not set # CONFIG_MFD_INTEL_LPSS_PCI is not set # CONFIG_MFD_JANZ_CMODIO is not set # CONFIG_MFD_KEMPLD is not set # CONFIG_MFD_88PM800 is not set # CONFIG_MFD_88PM805 is not set # CONFIG_MFD_88PM860X is not set # CONFIG_MFD_MAX14577 is not set # CONFIG_MFD_MAX77693 is not set # CONFIG_MFD_MAX77843 is not set # CONFIG_MFD_MAX8907 is not set # CONFIG_MFD_MAX8925 is not set # CONFIG_MFD_MAX8997 is not set # CONFIG_MFD_MAX8998 is not set # CONFIG_MFD_MT6397 is not set # CONFIG_MFD_MENF21BMC is not set # CONFIG_EZX_PCAP is not set CONFIG_MFD_VIPERBOARD=m # CONFIG_MFD_RETU is not set # CONFIG_MFD_PCF50633 is not set # CONFIG_UCB1400_CORE is not set # CONFIG_MFD_RDC321X is not set # CONFIG_MFD_RT5033 is not set # CONFIG_MFD_RC5T583 is not set # CONFIG_MFD_SEC_CORE is not set # CONFIG_MFD_SI476X_CORE is not set CONFIG_MFD_SM501=m # CONFIG_MFD_SM501_GPIO is not set # CONFIG_MFD_SKY81452 is not set # CONFIG_MFD_SMSC is not set # CONFIG_ABX500_CORE is not set # CONFIG_MFD_SYSCON is not set # CONFIG_MFD_TI_AM335X_TSCADC is not set # CONFIG_MFD_LP3943 is not set # CONFIG_MFD_LP8788 is not set # CONFIG_MFD_TI_LMU is not set # CONFIG_MFD_PALMAS is not set # CONFIG_TPS6105X is not set # CONFIG_TPS65010 is not set # CONFIG_TPS6507X is not set # CONFIG_MFD_TPS65086 is not set # CONFIG_MFD_TPS65090 is not set # CONFIG_MFD_TPS68470 is not set # CONFIG_MFD_TI_LP873X is not set # CONFIG_MFD_TPS6586X is not set # CONFIG_MFD_TPS65910 is not set # CONFIG_MFD_TPS65912_I2C is not set # CONFIG_MFD_TPS65912_SPI is not set # CONFIG_MFD_TPS80031 is not set # CONFIG_TWL4030_CORE is not set # CONFIG_TWL6040_CORE is not set # CONFIG_MFD_WL1273_CORE is not set # CONFIG_MFD_LM3533 is not set CONFIG_MFD_VX855=m # CONFIG_MFD_ARIZONA_I2C is not set # CONFIG_MFD_ARIZONA_SPI is not set # CONFIG_MFD_WM8400 is not set # CONFIG_MFD_WM831X_I2C is not set # CONFIG_MFD_WM831X_SPI is not set # CONFIG_MFD_WM8350_I2C is not set # CONFIG_MFD_WM8994 is not set # CONFIG_REGULATOR is not set CONFIG_RC_CORE=m CONFIG_RC_MAP=m # CONFIG_LIRC is not set CONFIG_RC_DECODERS=y CONFIG_IR_NEC_DECODER=m CONFIG_IR_RC5_DECODER=m CONFIG_IR_RC6_DECODER=m CONFIG_IR_JVC_DECODER=m CONFIG_IR_SONY_DECODER=m CONFIG_IR_SANYO_DECODER=m CONFIG_IR_SHARP_DECODER=m CONFIG_IR_MCE_KBD_DECODER=m CONFIG_IR_XMP_DECODER=m # CONFIG_IR_IMON_DECODER is not set CONFIG_RC_DEVICES=y CONFIG_RC_ATI_REMOTE=m CONFIG_IR_ENE=m CONFIG_IR_IMON=m # CONFIG_IR_IMON_RAW is not set CONFIG_IR_MCEUSB=m CONFIG_IR_ITE_CIR=m CONFIG_IR_FINTEK=m CONFIG_IR_NUVOTON=m CONFIG_IR_REDRAT3=m CONFIG_IR_STREAMZAP=m CONFIG_IR_WINBOND_CIR=m # CONFIG_IR_IGORPLUGUSB is not set CONFIG_IR_IGUANA=m CONFIG_IR_TTUSBIR=m CONFIG_RC_LOOPBACK=m # CONFIG_IR_SERIAL is not set # CONFIG_IR_SIR is not set # CONFIG_RC_XBOX_DVD is not set CONFIG_MEDIA_SUPPORT=m # # Multimedia core support # CONFIG_MEDIA_CAMERA_SUPPORT=y CONFIG_MEDIA_ANALOG_TV_SUPPORT=y CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y CONFIG_MEDIA_RADIO_SUPPORT=y # CONFIG_MEDIA_SDR_SUPPORT is not set # CONFIG_MEDIA_CEC_SUPPORT is not set # CONFIG_MEDIA_CONTROLLER is not set CONFIG_VIDEO_DEV=m CONFIG_VIDEO_V4L2=m # CONFIG_VIDEO_ADV_DEBUG is not set # CONFIG_VIDEO_FIXED_MINOR_RANGES is not set CONFIG_VIDEO_TUNER=m CONFIG_VIDEOBUF_GEN=m CONFIG_VIDEOBUF_DMA_SG=m CONFIG_VIDEOBUF_VMALLOC=m CONFIG_DVB_CORE=m # CONFIG_DVB_MMAP is not set CONFIG_DVB_NET=y CONFIG_TTPCI_EEPROM=m CONFIG_DVB_MAX_ADAPTERS=8 CONFIG_DVB_DYNAMIC_MINORS=y # CONFIG_DVB_DEMUX_SECTION_LOSS_LOG is not set # CONFIG_DVB_ULE_DEBUG is not set # # Media drivers # CONFIG_MEDIA_USB_SUPPORT=y # # Webcam devices # CONFIG_USB_VIDEO_CLASS=m CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y CONFIG_USB_GSPCA=m CONFIG_USB_M5602=m CONFIG_USB_STV06XX=m CONFIG_USB_GL860=m CONFIG_USB_GSPCA_BENQ=m CONFIG_USB_GSPCA_CONEX=m CONFIG_USB_GSPCA_CPIA1=m # CONFIG_USB_GSPCA_DTCS033 is not set CONFIG_USB_GSPCA_ETOMS=m CONFIG_USB_GSPCA_FINEPIX=m CONFIG_USB_GSPCA_JEILINJ=m CONFIG_USB_GSPCA_JL2005BCD=m # CONFIG_USB_GSPCA_KINECT is not set CONFIG_USB_GSPCA_KONICA=m CONFIG_USB_GSPCA_MARS=m CONFIG_USB_GSPCA_MR97310A=m CONFIG_USB_GSPCA_NW80X=m CONFIG_USB_GSPCA_OV519=m CONFIG_USB_GSPCA_OV534=m CONFIG_USB_GSPCA_OV534_9=m CONFIG_USB_GSPCA_PAC207=m CONFIG_USB_GSPCA_PAC7302=m CONFIG_USB_GSPCA_PAC7311=m CONFIG_USB_GSPCA_SE401=m CONFIG_USB_GSPCA_SN9C2028=m CONFIG_USB_GSPCA_SN9C20X=m CONFIG_USB_GSPCA_SONIXB=m CONFIG_USB_GSPCA_SONIXJ=m CONFIG_USB_GSPCA_SPCA500=m CONFIG_USB_GSPCA_SPCA501=m CONFIG_USB_GSPCA_SPCA505=m CONFIG_USB_GSPCA_SPCA506=m CONFIG_USB_GSPCA_SPCA508=m CONFIG_USB_GSPCA_SPCA561=m CONFIG_USB_GSPCA_SPCA1528=m CONFIG_USB_GSPCA_SQ905=m CONFIG_USB_GSPCA_SQ905C=m CONFIG_USB_GSPCA_SQ930X=m CONFIG_USB_GSPCA_STK014=m # CONFIG_USB_GSPCA_STK1135 is not set CONFIG_USB_GSPCA_STV0680=m CONFIG_USB_GSPCA_SUNPLUS=m CONFIG_USB_GSPCA_T613=m CONFIG_USB_GSPCA_TOPRO=m # CONFIG_USB_GSPCA_TOUPTEK is not set CONFIG_USB_GSPCA_TV8532=m CONFIG_USB_GSPCA_VC032X=m CONFIG_USB_GSPCA_VICAM=m CONFIG_USB_GSPCA_XIRLINK_CIT=m CONFIG_USB_GSPCA_ZC3XX=m CONFIG_USB_PWC=m # CONFIG_USB_PWC_DEBUG is not set CONFIG_USB_PWC_INPUT_EVDEV=y # CONFIG_VIDEO_CPIA2 is not set CONFIG_USB_ZR364XX=m CONFIG_USB_STKWEBCAM=m CONFIG_USB_S2255=m # CONFIG_VIDEO_USBTV is not set # # Analog TV USB devices # CONFIG_VIDEO_PVRUSB2=m CONFIG_VIDEO_PVRUSB2_SYSFS=y CONFIG_VIDEO_PVRUSB2_DVB=y # CONFIG_VIDEO_PVRUSB2_DEBUGIFC is not set CONFIG_VIDEO_HDPVR=m CONFIG_VIDEO_USBVISION=m # CONFIG_VIDEO_STK1160_COMMON is not set # CONFIG_VIDEO_GO7007 is not set # # Analog/digital TV USB devices # CONFIG_VIDEO_AU0828=m CONFIG_VIDEO_AU0828_V4L2=y # CONFIG_VIDEO_AU0828_RC is not set CONFIG_VIDEO_CX231XX=m CONFIG_VIDEO_CX231XX_RC=y CONFIG_VIDEO_CX231XX_ALSA=m CONFIG_VIDEO_CX231XX_DVB=m CONFIG_VIDEO_TM6000=m CONFIG_VIDEO_TM6000_ALSA=m CONFIG_VIDEO_TM6000_DVB=m # # Digital TV USB devices # CONFIG_DVB_USB=m # CONFIG_DVB_USB_DEBUG is not set CONFIG_DVB_USB_DIB3000MC=m CONFIG_DVB_USB_A800=m CONFIG_DVB_USB_DIBUSB_MB=m # CONFIG_DVB_USB_DIBUSB_MB_FAULTY is not set CONFIG_DVB_USB_DIBUSB_MC=m CONFIG_DVB_USB_DIB0700=m CONFIG_DVB_USB_UMT_010=m CONFIG_DVB_USB_CXUSB=m CONFIG_DVB_USB_M920X=m CONFIG_DVB_USB_DIGITV=m CONFIG_DVB_USB_VP7045=m CONFIG_DVB_USB_VP702X=m CONFIG_DVB_USB_GP8PSK=m CONFIG_DVB_USB_NOVA_T_USB2=m CONFIG_DVB_USB_TTUSB2=m CONFIG_DVB_USB_DTT200U=m CONFIG_DVB_USB_OPERA1=m CONFIG_DVB_USB_AF9005=m CONFIG_DVB_USB_AF9005_REMOTE=m CONFIG_DVB_USB_PCTV452E=m CONFIG_DVB_USB_DW2102=m CONFIG_DVB_USB_CINERGY_T2=m CONFIG_DVB_USB_DTV5100=m CONFIG_DVB_USB_AZ6027=m CONFIG_DVB_USB_TECHNISAT_USB2=m CONFIG_DVB_USB_V2=m CONFIG_DVB_USB_AF9015=m CONFIG_DVB_USB_AF9035=m CONFIG_DVB_USB_ANYSEE=m CONFIG_DVB_USB_AU6610=m CONFIG_DVB_USB_AZ6007=m CONFIG_DVB_USB_CE6230=m CONFIG_DVB_USB_EC168=m CONFIG_DVB_USB_GL861=m CONFIG_DVB_USB_LME2510=m CONFIG_DVB_USB_MXL111SF=m CONFIG_DVB_USB_RTL28XXU=m # CONFIG_DVB_USB_DVBSKY is not set # CONFIG_DVB_USB_ZD1301 is not set CONFIG_DVB_TTUSB_BUDGET=m CONFIG_DVB_TTUSB_DEC=m CONFIG_SMS_USB_DRV=m CONFIG_DVB_B2C2_FLEXCOP_USB=m # CONFIG_DVB_B2C2_FLEXCOP_USB_DEBUG is not set # CONFIG_DVB_AS102 is not set # # Webcam, TV (analog/digital) USB devices # CONFIG_VIDEO_EM28XX=m # CONFIG_VIDEO_EM28XX_V4L2 is not set CONFIG_VIDEO_EM28XX_ALSA=m CONFIG_VIDEO_EM28XX_DVB=m CONFIG_VIDEO_EM28XX_RC=m CONFIG_MEDIA_PCI_SUPPORT=y # # Media capture support # # CONFIG_VIDEO_MEYE is not set # CONFIG_VIDEO_SOLO6X10 is not set # CONFIG_VIDEO_TW5864 is not set # CONFIG_VIDEO_TW68 is not set # CONFIG_VIDEO_TW686X is not set # # Media capture/analog TV support # CONFIG_VIDEO_IVTV=m # CONFIG_VIDEO_IVTV_DEPRECATED_IOCTLS is not set # CONFIG_VIDEO_IVTV_ALSA is not set CONFIG_VIDEO_FB_IVTV=m # CONFIG_VIDEO_HEXIUM_GEMINI is not set # CONFIG_VIDEO_HEXIUM_ORION is not set # CONFIG_VIDEO_MXB is not set # CONFIG_VIDEO_DT3155 is not set # # Media capture/analog/hybrid TV support # CONFIG_VIDEO_CX18=m CONFIG_VIDEO_CX18_ALSA=m CONFIG_VIDEO_CX23885=m CONFIG_MEDIA_ALTERA_CI=m # CONFIG_VIDEO_CX25821 is not set CONFIG_VIDEO_CX88=m CONFIG_VIDEO_CX88_ALSA=m CONFIG_VIDEO_CX88_BLACKBIRD=m CONFIG_VIDEO_CX88_DVB=m CONFIG_VIDEO_CX88_ENABLE_VP3054=y CONFIG_VIDEO_CX88_VP3054=m CONFIG_VIDEO_CX88_MPEG=m CONFIG_VIDEO_BT848=m CONFIG_DVB_BT8XX=m CONFIG_VIDEO_SAA7134=m CONFIG_VIDEO_SAA7134_ALSA=m CONFIG_VIDEO_SAA7134_RC=y CONFIG_VIDEO_SAA7134_DVB=m CONFIG_VIDEO_SAA7164=m # # Media digital TV PCI Adapters # CONFIG_DVB_AV7110_IR=y CONFIG_DVB_AV7110=m CONFIG_DVB_AV7110_OSD=y CONFIG_DVB_BUDGET_CORE=m CONFIG_DVB_BUDGET=m CONFIG_DVB_BUDGET_CI=m CONFIG_DVB_BUDGET_AV=m CONFIG_DVB_BUDGET_PATCH=m CONFIG_DVB_B2C2_FLEXCOP_PCI=m # CONFIG_DVB_B2C2_FLEXCOP_PCI_DEBUG is not set CONFIG_DVB_PLUTO2=m CONFIG_DVB_DM1105=m CONFIG_DVB_PT1=m # CONFIG_DVB_PT3 is not set CONFIG_MANTIS_CORE=m CONFIG_DVB_MANTIS=m CONFIG_DVB_HOPPER=m CONFIG_DVB_NGENE=m CONFIG_DVB_DDBRIDGE=m # CONFIG_DVB_DDBRIDGE_MSIENABLE is not set # CONFIG_DVB_SMIPCIE is not set # CONFIG_DVB_NETUP_UNIDVB is not set # CONFIG_V4L_PLATFORM_DRIVERS is not set # CONFIG_V4L_MEM2MEM_DRIVERS is not set # CONFIG_V4L_TEST_DRIVERS is not set # CONFIG_DVB_PLATFORM_DRIVERS is not set # # Supported MMC/SDIO adapters # CONFIG_SMS_SDIO_DRV=m CONFIG_RADIO_ADAPTERS=y CONFIG_RADIO_TEA575X=m # CONFIG_RADIO_SI470X is not set # CONFIG_RADIO_SI4713 is not set # CONFIG_USB_MR800 is not set # CONFIG_USB_DSBR is not set # CONFIG_RADIO_MAXIRADIO is not set # CONFIG_RADIO_SHARK is not set # CONFIG_RADIO_SHARK2 is not set # CONFIG_USB_KEENE is not set # CONFIG_USB_RAREMONO is not set # CONFIG_USB_MA901 is not set # CONFIG_RADIO_TEA5764 is not set # CONFIG_RADIO_SAA7706H is not set # CONFIG_RADIO_TEF6862 is not set # CONFIG_RADIO_WL1273 is not set # # Texas Instruments WL128x FM driver (ST based) # # # Supported FireWire (IEEE 1394) Adapters # CONFIG_DVB_FIREDTV=m CONFIG_DVB_FIREDTV_INPUT=y CONFIG_MEDIA_COMMON_OPTIONS=y # # common driver options # CONFIG_VIDEO_CX2341X=m CONFIG_VIDEO_TVEEPROM=m CONFIG_CYPRESS_FIRMWARE=m CONFIG_VIDEOBUF2_CORE=m CONFIG_VIDEOBUF2_V4L2=m CONFIG_VIDEOBUF2_MEMOPS=m CONFIG_VIDEOBUF2_VMALLOC=m CONFIG_VIDEOBUF2_DMA_SG=m CONFIG_VIDEOBUF2_DVB=m CONFIG_DVB_B2C2_FLEXCOP=m CONFIG_VIDEO_SAA7146=m CONFIG_VIDEO_SAA7146_VV=m CONFIG_SMS_SIANO_MDTV=m CONFIG_SMS_SIANO_RC=y # CONFIG_SMS_SIANO_DEBUGFS is not set # # Media ancillary drivers (tuners, sensors, i2c, spi, frontends) # CONFIG_MEDIA_SUBDRV_AUTOSELECT=y CONFIG_MEDIA_ATTACH=y CONFIG_VIDEO_IR_I2C=m # # Audio decoders, processors and mixers # CONFIG_VIDEO_TVAUDIO=m CONFIG_VIDEO_TDA7432=m CONFIG_VIDEO_MSP3400=m CONFIG_VIDEO_CS3308=m CONFIG_VIDEO_CS5345=m CONFIG_VIDEO_CS53L32A=m CONFIG_VIDEO_WM8775=m CONFIG_VIDEO_WM8739=m CONFIG_VIDEO_VP27SMPX=m # # RDS decoders # CONFIG_VIDEO_SAA6588=m # # Video decoders # CONFIG_VIDEO_SAA711X=m # # Video and audio decoders # CONFIG_VIDEO_SAA717X=m CONFIG_VIDEO_CX25840=m # # Video encoders # CONFIG_VIDEO_SAA7127=m # # Camera sensor devices # # # Flash devices # # # Video improvement chips # CONFIG_VIDEO_UPD64031A=m CONFIG_VIDEO_UPD64083=m # # Audio/Video compression chips # CONFIG_VIDEO_SAA6752HS=m # # SDR tuner chips # # # Miscellaneous helper chips # CONFIG_VIDEO_M52790=m # # Sensors used on soc_camera driver # # # Media SPI Adapters # # CONFIG_CXD2880_SPI_DRV is not set CONFIG_MEDIA_TUNER=m CONFIG_MEDIA_TUNER_SIMPLE=m CONFIG_MEDIA_TUNER_TDA18250=m CONFIG_MEDIA_TUNER_TDA8290=m CONFIG_MEDIA_TUNER_TDA827X=m CONFIG_MEDIA_TUNER_TDA18271=m CONFIG_MEDIA_TUNER_TDA9887=m CONFIG_MEDIA_TUNER_TEA5761=m CONFIG_MEDIA_TUNER_TEA5767=m CONFIG_MEDIA_TUNER_MT20XX=m CONFIG_MEDIA_TUNER_MT2060=m CONFIG_MEDIA_TUNER_MT2063=m CONFIG_MEDIA_TUNER_MT2266=m CONFIG_MEDIA_TUNER_MT2131=m CONFIG_MEDIA_TUNER_QT1010=m CONFIG_MEDIA_TUNER_XC2028=m CONFIG_MEDIA_TUNER_XC5000=m CONFIG_MEDIA_TUNER_XC4000=m CONFIG_MEDIA_TUNER_MXL5005S=m CONFIG_MEDIA_TUNER_MXL5007T=m CONFIG_MEDIA_TUNER_MC44S803=m CONFIG_MEDIA_TUNER_MAX2165=m CONFIG_MEDIA_TUNER_TDA18218=m CONFIG_MEDIA_TUNER_FC0011=m CONFIG_MEDIA_TUNER_FC0012=m CONFIG_MEDIA_TUNER_FC0013=m CONFIG_MEDIA_TUNER_TDA18212=m CONFIG_MEDIA_TUNER_E4000=m CONFIG_MEDIA_TUNER_FC2580=m CONFIG_MEDIA_TUNER_M88RS6000T=m CONFIG_MEDIA_TUNER_TUA9001=m CONFIG_MEDIA_TUNER_SI2157=m CONFIG_MEDIA_TUNER_IT913X=m CONFIG_MEDIA_TUNER_R820T=m CONFIG_MEDIA_TUNER_QM1D1C0042=m CONFIG_MEDIA_TUNER_QM1D1B0004=m # # Multistandard (satellite) frontends # CONFIG_DVB_STB0899=m CONFIG_DVB_STB6100=m CONFIG_DVB_STV090x=m CONFIG_DVB_STV0910=m CONFIG_DVB_STV6110x=m CONFIG_DVB_STV6111=m CONFIG_DVB_MXL5XX=m CONFIG_DVB_M88DS3103=m # # Multistandard (cable + terrestrial) frontends # CONFIG_DVB_DRXK=m CONFIG_DVB_TDA18271C2DD=m CONFIG_DVB_SI2165=m CONFIG_DVB_MN88472=m CONFIG_DVB_MN88473=m # # DVB-S (satellite) frontends # CONFIG_DVB_CX24110=m CONFIG_DVB_CX24123=m CONFIG_DVB_MT312=m CONFIG_DVB_ZL10036=m CONFIG_DVB_ZL10039=m CONFIG_DVB_S5H1420=m CONFIG_DVB_STV0288=m CONFIG_DVB_STB6000=m CONFIG_DVB_STV0299=m CONFIG_DVB_STV6110=m CONFIG_DVB_STV0900=m CONFIG_DVB_TDA8083=m CONFIG_DVB_TDA10086=m CONFIG_DVB_TDA8261=m CONFIG_DVB_VES1X93=m CONFIG_DVB_TUNER_ITD1000=m CONFIG_DVB_TUNER_CX24113=m CONFIG_DVB_TDA826X=m CONFIG_DVB_TUA6100=m CONFIG_DVB_CX24116=m CONFIG_DVB_CX24117=m CONFIG_DVB_CX24120=m CONFIG_DVB_SI21XX=m CONFIG_DVB_TS2020=m CONFIG_DVB_DS3000=m CONFIG_DVB_MB86A16=m CONFIG_DVB_TDA10071=m # # DVB-T (terrestrial) frontends # CONFIG_DVB_SP8870=m CONFIG_DVB_SP887X=m CONFIG_DVB_CX22700=m CONFIG_DVB_CX22702=m CONFIG_DVB_DRXD=m CONFIG_DVB_L64781=m CONFIG_DVB_TDA1004X=m CONFIG_DVB_NXT6000=m CONFIG_DVB_MT352=m CONFIG_DVB_ZL10353=m CONFIG_DVB_DIB3000MB=m CONFIG_DVB_DIB3000MC=m CONFIG_DVB_DIB7000M=m CONFIG_DVB_DIB7000P=m CONFIG_DVB_TDA10048=m CONFIG_DVB_AF9013=m CONFIG_DVB_EC100=m CONFIG_DVB_STV0367=m CONFIG_DVB_CXD2820R=m CONFIG_DVB_CXD2841ER=m CONFIG_DVB_RTL2830=m CONFIG_DVB_RTL2832=m CONFIG_DVB_SI2168=m CONFIG_DVB_GP8PSK_FE=m # # DVB-C (cable) frontends # CONFIG_DVB_VES1820=m CONFIG_DVB_TDA10021=m CONFIG_DVB_TDA10023=m CONFIG_DVB_STV0297=m # # ATSC (North American/Korean Terrestrial/Cable DTV) frontends # CONFIG_DVB_NXT200X=m CONFIG_DVB_OR51211=m CONFIG_DVB_OR51132=m CONFIG_DVB_BCM3510=m CONFIG_DVB_LGDT330X=m CONFIG_DVB_LGDT3305=m CONFIG_DVB_LGDT3306A=m CONFIG_DVB_LG2160=m CONFIG_DVB_S5H1409=m CONFIG_DVB_AU8522=m CONFIG_DVB_AU8522_DTV=m CONFIG_DVB_AU8522_V4L=m CONFIG_DVB_S5H1411=m # # ISDB-T (terrestrial) frontends # CONFIG_DVB_S921=m CONFIG_DVB_DIB8000=m CONFIG_DVB_MB86A20S=m # # ISDB-S (satellite) & ISDB-T (terrestrial) frontends # CONFIG_DVB_TC90522=m # # Digital terrestrial only tuners/PLL # CONFIG_DVB_PLL=m CONFIG_DVB_TUNER_DIB0070=m CONFIG_DVB_TUNER_DIB0090=m # # SEC control devices for DVB-S # CONFIG_DVB_DRX39XYJ=m CONFIG_DVB_LNBH25=m CONFIG_DVB_LNBP21=m CONFIG_DVB_LNBP22=m CONFIG_DVB_ISL6405=m CONFIG_DVB_ISL6421=m CONFIG_DVB_ISL6423=m CONFIG_DVB_A8293=m CONFIG_DVB_LGS8GXX=m CONFIG_DVB_ATBM8830=m CONFIG_DVB_TDA665x=m CONFIG_DVB_IX2505V=m CONFIG_DVB_M88RS2000=m CONFIG_DVB_AF9033=m # # Common Interface (EN50221) controller drivers # CONFIG_DVB_CXD2099=m # # Tools to develop new frontends # CONFIG_DVB_DUMMY_FE=m # # Graphics support # CONFIG_AGP=y CONFIG_AGP_AMD64=y CONFIG_AGP_INTEL=y CONFIG_AGP_SIS=y CONFIG_AGP_VIA=y CONFIG_INTEL_GTT=y CONFIG_VGA_ARB=y CONFIG_VGA_ARB_MAX_GPUS=64 CONFIG_VGA_SWITCHEROO=y CONFIG_DRM=m CONFIG_DRM_MIPI_DSI=y # CONFIG_DRM_DP_AUX_CHARDEV is not set CONFIG_DRM_DEBUG_SELFTEST=m CONFIG_DRM_KMS_HELPER=m CONFIG_DRM_KMS_FB_HELPER=y CONFIG_DRM_FBDEV_EMULATION=y CONFIG_DRM_FBDEV_OVERALLOC=100 # CONFIG_DRM_FBDEV_LEAK_PHYS_SMEM is not set CONFIG_DRM_LOAD_EDID_FIRMWARE=y # CONFIG_DRM_DP_CEC is not set CONFIG_DRM_TTM=m # # I2C encoder or helper chips # CONFIG_DRM_I2C_CH7006=m CONFIG_DRM_I2C_SIL164=m CONFIG_DRM_I2C_NXP_TDA998X=m # CONFIG_DRM_I2C_NXP_TDA9950 is not set # CONFIG_DRM_RADEON is not set # CONFIG_DRM_AMDGPU is not set # # ACP (Audio CoProcessor) Configuration # # # AMD Library routines # # CONFIG_DRM_NOUVEAU is not set CONFIG_DRM_I915=m # CONFIG_DRM_I915_ALPHA_SUPPORT is not set CONFIG_DRM_I915_CAPTURE_ERROR=y CONFIG_DRM_I915_COMPRESS_ERROR=y CONFIG_DRM_I915_USERPTR=y # CONFIG_DRM_I915_GVT is not set # # drm/i915 Debugging # # CONFIG_DRM_I915_WERROR is not set # CONFIG_DRM_I915_DEBUG is not set # CONFIG_DRM_I915_SW_FENCE_DEBUG_OBJECTS is not set # CONFIG_DRM_I915_SW_FENCE_CHECK_DAG is not set # CONFIG_DRM_I915_DEBUG_GUC is not set # CONFIG_DRM_I915_SELFTEST is not set # CONFIG_DRM_I915_LOW_LEVEL_TRACEPOINTS is not set # CONFIG_DRM_I915_DEBUG_VBLANK_EVADE is not set # CONFIG_DRM_I915_DEBUG_RUNTIME_PM is not set CONFIG_DRM_VGEM=m # CONFIG_DRM_VKMS is not set CONFIG_DRM_VMWGFX=m CONFIG_DRM_VMWGFX_FBCON=y CONFIG_DRM_GMA500=m CONFIG_DRM_GMA600=y CONFIG_DRM_GMA3600=y CONFIG_DRM_UDL=m CONFIG_DRM_AST=m CONFIG_DRM_MGAG200=m CONFIG_DRM_CIRRUS_QEMU=m CONFIG_DRM_QXL=m # CONFIG_DRM_BOCHS is not set # CONFIG_DRM_VIRTIO_GPU is not set CONFIG_DRM_PANEL=y # # Display Panels # # CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN is not set CONFIG_DRM_BRIDGE=y CONFIG_DRM_PANEL_BRIDGE=y # # Display Interface Bridges # # CONFIG_DRM_ANALOGIX_ANX78XX is not set # CONFIG_DRM_HISI_HIBMC is not set # CONFIG_DRM_TINYDRM is not set # CONFIG_DRM_XEN is not set # CONFIG_DRM_LEGACY is not set CONFIG_DRM_PANEL_ORIENTATION_QUIRKS=y CONFIG_DRM_LIB_RANDOM=y # # Frame buffer Devices # CONFIG_FB_CMDLINE=y CONFIG_FB_NOTIFY=y CONFIG_FB=y # CONFIG_FIRMWARE_EDID is not set CONFIG_FB_BOOT_VESA_SUPPORT=y CONFIG_FB_CFB_FILLRECT=y CONFIG_FB_CFB_COPYAREA=y CONFIG_FB_CFB_IMAGEBLIT=y CONFIG_FB_SYS_FILLRECT=m CONFIG_FB_SYS_COPYAREA=m CONFIG_FB_SYS_IMAGEBLIT=m # CONFIG_FB_FOREIGN_ENDIAN is not set CONFIG_FB_SYS_FOPS=m CONFIG_FB_DEFERRED_IO=y # CONFIG_FB_MODE_HELPERS is not set CONFIG_FB_TILEBLITTING=y # # Frame buffer hardware drivers # # CONFIG_FB_CIRRUS is not set # CONFIG_FB_PM2 is not set # CONFIG_FB_CYBER2000 is not set # CONFIG_FB_ARC is not set # CONFIG_FB_ASILIANT is not set # CONFIG_FB_IMSTT is not set # CONFIG_FB_VGA16 is not set # CONFIG_FB_UVESA is not set CONFIG_FB_VESA=y CONFIG_FB_EFI=y # CONFIG_FB_N411 is not set # CONFIG_FB_HGA is not set # CONFIG_FB_OPENCORES is not set # CONFIG_FB_S1D13XXX is not set # CONFIG_FB_NVIDIA is not set # CONFIG_FB_RIVA is not set # CONFIG_FB_I740 is not set # CONFIG_FB_LE80578 is not set # CONFIG_FB_INTEL is not set # CONFIG_FB_MATROX is not set # CONFIG_FB_RADEON is not set # CONFIG_FB_ATY128 is not set # CONFIG_FB_ATY is not set # CONFIG_FB_S3 is not set # CONFIG_FB_SAVAGE is not set # CONFIG_FB_SIS is not set # CONFIG_FB_VIA is not set # CONFIG_FB_NEOMAGIC is not set # CONFIG_FB_KYRO is not set # CONFIG_FB_3DFX is not set # CONFIG_FB_VOODOO1 is not set # CONFIG_FB_VT8623 is not set # CONFIG_FB_TRIDENT is not set # CONFIG_FB_ARK is not set # CONFIG_FB_PM3 is not set # CONFIG_FB_CARMINE is not set # CONFIG_FB_SM501 is not set # CONFIG_FB_SMSCUFX is not set # CONFIG_FB_UDL is not set # CONFIG_FB_IBM_GXT4500 is not set # CONFIG_FB_VIRTUAL is not set # CONFIG_XEN_FBDEV_FRONTEND is not set # CONFIG_FB_METRONOME is not set # CONFIG_FB_MB862XX is not set CONFIG_FB_HYPERV=m # CONFIG_FB_SIMPLE is not set # CONFIG_FB_SM712 is not set CONFIG_BACKLIGHT_LCD_SUPPORT=y CONFIG_LCD_CLASS_DEVICE=m # CONFIG_LCD_L4F00242T03 is not set # CONFIG_LCD_LMS283GF05 is not set # CONFIG_LCD_LTV350QV is not set # CONFIG_LCD_ILI922X is not set # CONFIG_LCD_ILI9320 is not set # CONFIG_LCD_TDO24M is not set # CONFIG_LCD_VGG2432A4 is not set CONFIG_LCD_PLATFORM=m # CONFIG_LCD_AMS369FG06 is not set # CONFIG_LCD_LMS501KF03 is not set # CONFIG_LCD_HX8357 is not set # CONFIG_LCD_OTM3225A is not set CONFIG_BACKLIGHT_CLASS_DEVICE=y # CONFIG_BACKLIGHT_GENERIC is not set # CONFIG_BACKLIGHT_PWM is not set CONFIG_BACKLIGHT_APPLE=m # CONFIG_BACKLIGHT_PM8941_WLED is not set # CONFIG_BACKLIGHT_SAHARA is not set # CONFIG_BACKLIGHT_ADP8860 is not set # CONFIG_BACKLIGHT_ADP8870 is not set # CONFIG_BACKLIGHT_LM3630A is not set # CONFIG_BACKLIGHT_LM3639 is not set # CONFIG_BACKLIGHT_LP855X is not set # CONFIG_BACKLIGHT_GPIO is not set # CONFIG_BACKLIGHT_LV5207LP is not set # CONFIG_BACKLIGHT_BD6107 is not set # CONFIG_BACKLIGHT_ARCXCNN is not set CONFIG_HDMI=y # # Console display driver support # CONFIG_VGA_CONSOLE=y CONFIG_VGACON_SOFT_SCROLLBACK=y CONFIG_VGACON_SOFT_SCROLLBACK_SIZE=64 # CONFIG_VGACON_SOFT_SCROLLBACK_PERSISTENT_ENABLE_BY_DEFAULT is not set CONFIG_DUMMY_CONSOLE=y CONFIG_DUMMY_CONSOLE_COLUMNS=80 CONFIG_DUMMY_CONSOLE_ROWS=25 CONFIG_FRAMEBUFFER_CONSOLE=y CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY=y CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y # CONFIG_FRAMEBUFFER_CONSOLE_DEFERRED_TAKEOVER is not set CONFIG_LOGO=y # CONFIG_FB_LOGO_CENTER is not set # CONFIG_LOGO_LINUX_MONO is not set # CONFIG_LOGO_LINUX_VGA16 is not set CONFIG_LOGO_LINUX_CLUT224=y CONFIG_SOUND=m CONFIG_SOUND_OSS_CORE=y CONFIG_SOUND_OSS_CORE_PRECLAIM=y CONFIG_SND=m CONFIG_SND_TIMER=m CONFIG_SND_PCM=m CONFIG_SND_HWDEP=m CONFIG_SND_SEQ_DEVICE=m CONFIG_SND_RAWMIDI=m CONFIG_SND_JACK=y CONFIG_SND_JACK_INPUT_DEV=y CONFIG_SND_OSSEMUL=y # CONFIG_SND_MIXER_OSS is not set # CONFIG_SND_PCM_OSS is not set CONFIG_SND_PCM_TIMER=y CONFIG_SND_HRTIMER=m CONFIG_SND_DYNAMIC_MINORS=y CONFIG_SND_MAX_CARDS=32 # CONFIG_SND_SUPPORT_OLD_API is not set CONFIG_SND_PROC_FS=y CONFIG_SND_VERBOSE_PROCFS=y # CONFIG_SND_VERBOSE_PRINTK is not set # CONFIG_SND_DEBUG is not set CONFIG_SND_VMASTER=y CONFIG_SND_DMA_SGBUF=y CONFIG_SND_SEQUENCER=m CONFIG_SND_SEQ_DUMMY=m CONFIG_SND_SEQUENCER_OSS=m CONFIG_SND_SEQ_HRTIMER_DEFAULT=y CONFIG_SND_SEQ_MIDI_EVENT=m CONFIG_SND_SEQ_MIDI=m CONFIG_SND_SEQ_MIDI_EMUL=m CONFIG_SND_SEQ_VIRMIDI=m CONFIG_SND_MPU401_UART=m CONFIG_SND_OPL3_LIB=m CONFIG_SND_OPL3_LIB_SEQ=m CONFIG_SND_VX_LIB=m CONFIG_SND_AC97_CODEC=m CONFIG_SND_DRIVERS=y CONFIG_SND_PCSP=m CONFIG_SND_DUMMY=m CONFIG_SND_ALOOP=m CONFIG_SND_VIRMIDI=m CONFIG_SND_MTPAV=m # CONFIG_SND_MTS64 is not set # CONFIG_SND_SERIAL_U16550 is not set CONFIG_SND_MPU401=m # CONFIG_SND_PORTMAN2X4 is not set CONFIG_SND_AC97_POWER_SAVE=y CONFIG_SND_AC97_POWER_SAVE_DEFAULT=5 CONFIG_SND_PCI=y CONFIG_SND_AD1889=m # CONFIG_SND_ALS300 is not set # CONFIG_SND_ALS4000 is not set CONFIG_SND_ALI5451=m CONFIG_SND_ASIHPI=m CONFIG_SND_ATIIXP=m CONFIG_SND_ATIIXP_MODEM=m CONFIG_SND_AU8810=m CONFIG_SND_AU8820=m CONFIG_SND_AU8830=m # CONFIG_SND_AW2 is not set # CONFIG_SND_AZT3328 is not set CONFIG_SND_BT87X=m # CONFIG_SND_BT87X_OVERCLOCK is not set CONFIG_SND_CA0106=m CONFIG_SND_CMIPCI=m CONFIG_SND_OXYGEN_LIB=m CONFIG_SND_OXYGEN=m # CONFIG_SND_CS4281 is not set CONFIG_SND_CS46XX=m CONFIG_SND_CS46XX_NEW_DSP=y CONFIG_SND_CTXFI=m CONFIG_SND_DARLA20=m CONFIG_SND_GINA20=m CONFIG_SND_LAYLA20=m CONFIG_SND_DARLA24=m CONFIG_SND_GINA24=m CONFIG_SND_LAYLA24=m CONFIG_SND_MONA=m CONFIG_SND_MIA=m CONFIG_SND_ECHO3G=m CONFIG_SND_INDIGO=m CONFIG_SND_INDIGOIO=m CONFIG_SND_INDIGODJ=m CONFIG_SND_INDIGOIOX=m CONFIG_SND_INDIGODJX=m CONFIG_SND_EMU10K1=m CONFIG_SND_EMU10K1_SEQ=m CONFIG_SND_EMU10K1X=m CONFIG_SND_ENS1370=m CONFIG_SND_ENS1371=m # CONFIG_SND_ES1938 is not set CONFIG_SND_ES1968=m CONFIG_SND_ES1968_INPUT=y CONFIG_SND_ES1968_RADIO=y # CONFIG_SND_FM801 is not set CONFIG_SND_HDSP=m CONFIG_SND_HDSPM=m CONFIG_SND_ICE1712=m CONFIG_SND_ICE1724=m CONFIG_SND_INTEL8X0=m CONFIG_SND_INTEL8X0M=m CONFIG_SND_KORG1212=m CONFIG_SND_LOLA=m CONFIG_SND_LX6464ES=m CONFIG_SND_MAESTRO3=m CONFIG_SND_MAESTRO3_INPUT=y CONFIG_SND_MIXART=m # CONFIG_SND_NM256 is not set CONFIG_SND_PCXHR=m # CONFIG_SND_RIPTIDE is not set CONFIG_SND_RME32=m CONFIG_SND_RME96=m CONFIG_SND_RME9652=m # CONFIG_SND_SONICVIBES is not set CONFIG_SND_TRIDENT=m CONFIG_SND_VIA82XX=m CONFIG_SND_VIA82XX_MODEM=m CONFIG_SND_VIRTUOSO=m CONFIG_SND_VX222=m # CONFIG_SND_YMFPCI is not set # # HD-Audio # CONFIG_SND_HDA=m CONFIG_SND_HDA_INTEL=m CONFIG_SND_HDA_HWDEP=y # CONFIG_SND_HDA_RECONFIG is not set CONFIG_SND_HDA_INPUT_BEEP=y CONFIG_SND_HDA_INPUT_BEEP_MODE=0 # CONFIG_SND_HDA_PATCH_LOADER is not set CONFIG_SND_HDA_CODEC_REALTEK=m CONFIG_SND_HDA_CODEC_ANALOG=m CONFIG_SND_HDA_CODEC_SIGMATEL=m CONFIG_SND_HDA_CODEC_VIA=m CONFIG_SND_HDA_CODEC_HDMI=m CONFIG_SND_HDA_CODEC_CIRRUS=m CONFIG_SND_HDA_CODEC_CONEXANT=m CONFIG_SND_HDA_CODEC_CA0110=m CONFIG_SND_HDA_CODEC_CA0132=m CONFIG_SND_HDA_CODEC_CA0132_DSP=y CONFIG_SND_HDA_CODEC_CMEDIA=m CONFIG_SND_HDA_CODEC_SI3054=m CONFIG_SND_HDA_GENERIC=m CONFIG_SND_HDA_POWER_SAVE_DEFAULT=0 CONFIG_SND_HDA_CORE=m CONFIG_SND_HDA_DSP_LOADER=y CONFIG_SND_HDA_COMPONENT=y CONFIG_SND_HDA_I915=y CONFIG_SND_HDA_PREALLOC_SIZE=512 CONFIG_SND_SPI=y CONFIG_SND_USB=y CONFIG_SND_USB_AUDIO=m CONFIG_SND_USB_UA101=m CONFIG_SND_USB_USX2Y=m CONFIG_SND_USB_CAIAQ=m CONFIG_SND_USB_CAIAQ_INPUT=y CONFIG_SND_USB_US122L=m CONFIG_SND_USB_6FIRE=m # CONFIG_SND_USB_HIFACE is not set # CONFIG_SND_BCD2000 is not set # CONFIG_SND_USB_POD is not set # CONFIG_SND_USB_PODHD is not set # CONFIG_SND_USB_TONEPORT is not set # CONFIG_SND_USB_VARIAX is not set CONFIG_SND_FIREWIRE=y CONFIG_SND_FIREWIRE_LIB=m # CONFIG_SND_DICE is not set # CONFIG_SND_OXFW is not set CONFIG_SND_ISIGHT=m # CONFIG_SND_FIREWORKS is not set # CONFIG_SND_BEBOB is not set # CONFIG_SND_FIREWIRE_DIGI00X is not set # CONFIG_SND_FIREWIRE_TASCAM is not set # CONFIG_SND_FIREWIRE_MOTU is not set # CONFIG_SND_FIREFACE is not set # CONFIG_SND_SOC is not set CONFIG_SND_X86=y # CONFIG_HDMI_LPE_AUDIO is not set CONFIG_SND_SYNTH_EMUX=m # CONFIG_SND_XEN_FRONTEND is not set CONFIG_AC97_BUS=m # # HID support # CONFIG_HID=y CONFIG_HID_BATTERY_STRENGTH=y CONFIG_HIDRAW=y CONFIG_UHID=m CONFIG_HID_GENERIC=y # # Special HID drivers # CONFIG_HID_A4TECH=y # CONFIG_HID_ACCUTOUCH is not set CONFIG_HID_ACRUX=m # CONFIG_HID_ACRUX_FF is not set CONFIG_HID_APPLE=y CONFIG_HID_APPLEIR=m # CONFIG_HID_ASUS is not set CONFIG_HID_AUREAL=m CONFIG_HID_BELKIN=y # CONFIG_HID_BETOP_FF is not set # CONFIG_HID_BIGBEN_FF is not set CONFIG_HID_CHERRY=y CONFIG_HID_CHICONY=y # CONFIG_HID_CORSAIR is not set # CONFIG_HID_COUGAR is not set CONFIG_HID_PRODIKEYS=m # CONFIG_HID_CMEDIA is not set # CONFIG_HID_CP2112 is not set CONFIG_HID_CYPRESS=y CONFIG_HID_DRAGONRISE=m # CONFIG_DRAGONRISE_FF is not set # CONFIG_HID_EMS_FF is not set # CONFIG_HID_ELAN is not set CONFIG_HID_ELECOM=m # CONFIG_HID_ELO is not set CONFIG_HID_EZKEY=y # CONFIG_HID_GEMBIRD is not set # CONFIG_HID_GFRM is not set CONFIG_HID_HOLTEK=m # CONFIG_HOLTEK_FF is not set # CONFIG_HID_GT683R is not set CONFIG_HID_KEYTOUCH=m CONFIG_HID_KYE=m CONFIG_HID_UCLOGIC=m CONFIG_HID_WALTOP=m CONFIG_HID_GYRATION=m CONFIG_HID_ICADE=m # CONFIG_HID_ITE is not set # CONFIG_HID_JABRA is not set CONFIG_HID_TWINHAN=m CONFIG_HID_KENSINGTON=y CONFIG_HID_LCPOWER=m CONFIG_HID_LED=m # CONFIG_HID_LENOVO is not set CONFIG_HID_LOGITECH=y CONFIG_HID_LOGITECH_DJ=m CONFIG_HID_LOGITECH_HIDPP=m # CONFIG_LOGITECH_FF is not set # CONFIG_LOGIRUMBLEPAD2_FF is not set # CONFIG_LOGIG940_FF is not set # CONFIG_LOGIWHEELS_FF is not set CONFIG_HID_MAGICMOUSE=y # CONFIG_HID_MAYFLASH is not set # CONFIG_HID_REDRAGON is not set CONFIG_HID_MICROSOFT=y CONFIG_HID_MONTEREY=y CONFIG_HID_MULTITOUCH=m # CONFIG_HID_NTI is not set CONFIG_HID_NTRIG=y CONFIG_HID_ORTEK=m CONFIG_HID_PANTHERLORD=m # CONFIG_PANTHERLORD_FF is not set # CONFIG_HID_PENMOUNT is not set CONFIG_HID_PETALYNX=m CONFIG_HID_PICOLCD=m CONFIG_HID_PICOLCD_FB=y CONFIG_HID_PICOLCD_BACKLIGHT=y CONFIG_HID_PICOLCD_LCD=y CONFIG_HID_PICOLCD_LEDS=y CONFIG_HID_PICOLCD_CIR=y CONFIG_HID_PLANTRONICS=y CONFIG_HID_PRIMAX=m # CONFIG_HID_RETRODE is not set CONFIG_HID_ROCCAT=m CONFIG_HID_SAITEK=m CONFIG_HID_SAMSUNG=m CONFIG_HID_SONY=m # CONFIG_SONY_FF is not set CONFIG_HID_SPEEDLINK=m # CONFIG_HID_STEAM is not set CONFIG_HID_STEELSERIES=m CONFIG_HID_SUNPLUS=m # CONFIG_HID_RMI is not set CONFIG_HID_GREENASIA=m # CONFIG_GREENASIA_FF is not set CONFIG_HID_HYPERV_MOUSE=m CONFIG_HID_SMARTJOYPLUS=m # CONFIG_SMARTJOYPLUS_FF is not set CONFIG_HID_TIVO=m CONFIG_HID_TOPSEED=m CONFIG_HID_THINGM=m CONFIG_HID_THRUSTMASTER=m # CONFIG_THRUSTMASTER_FF is not set # CONFIG_HID_UDRAW_PS3 is not set CONFIG_HID_WACOM=m CONFIG_HID_WIIMOTE=m # CONFIG_HID_XINMO is not set CONFIG_HID_ZEROPLUS=m # CONFIG_ZEROPLUS_FF is not set CONFIG_HID_ZYDACRON=m # CONFIG_HID_SENSOR_HUB is not set # CONFIG_HID_ALPS is not set # # USB HID support # CONFIG_USB_HID=y CONFIG_HID_PID=y CONFIG_USB_HIDDEV=y # # I2C HID support # CONFIG_I2C_HID=m # # Intel ISH HID support # # CONFIG_INTEL_ISH_HID is not set CONFIG_USB_OHCI_LITTLE_ENDIAN=y CONFIG_USB_SUPPORT=y CONFIG_USB_COMMON=y CONFIG_USB_ARCH_HAS_HCD=y CONFIG_USB=y CONFIG_USB_PCI=y CONFIG_USB_ANNOUNCE_NEW_DEVICES=y # # Miscellaneous USB options # CONFIG_USB_DEFAULT_PERSIST=y # CONFIG_USB_DYNAMIC_MINORS is not set # CONFIG_USB_OTG is not set # CONFIG_USB_OTG_WHITELIST is not set # CONFIG_USB_OTG_BLACKLIST_HUB is not set # CONFIG_USB_LEDS_TRIGGER_USBPORT is not set CONFIG_USB_MON=y CONFIG_USB_WUSB=m CONFIG_USB_WUSB_CBAF=m # CONFIG_USB_WUSB_CBAF_DEBUG is not set # # USB Host Controller Drivers # # CONFIG_USB_C67X00_HCD is not set CONFIG_USB_XHCI_HCD=y # CONFIG_USB_XHCI_DBGCAP is not set CONFIG_USB_XHCI_PCI=y CONFIG_USB_XHCI_PLATFORM=y CONFIG_USB_EHCI_HCD=y CONFIG_USB_EHCI_ROOT_HUB_TT=y CONFIG_USB_EHCI_TT_NEWSCHED=y CONFIG_USB_EHCI_PCI=y # CONFIG_USB_EHCI_HCD_PLATFORM is not set # CONFIG_USB_OXU210HP_HCD is not set # CONFIG_USB_ISP116X_HCD is not set # CONFIG_USB_FOTG210_HCD is not set # CONFIG_USB_MAX3421_HCD is not set CONFIG_USB_OHCI_HCD=y CONFIG_USB_OHCI_HCD_PCI=y # CONFIG_USB_OHCI_HCD_PLATFORM is not set CONFIG_USB_UHCI_HCD=y # CONFIG_USB_U132_HCD is not set # CONFIG_USB_SL811_HCD is not set # CONFIG_USB_R8A66597_HCD is not set # CONFIG_USB_WHCI_HCD is not set CONFIG_USB_HWA_HCD=m # CONFIG_USB_HCD_BCMA is not set # CONFIG_USB_HCD_SSB is not set # CONFIG_USB_HCD_TEST_MODE is not set # # USB Device Class drivers # CONFIG_USB_ACM=m CONFIG_USB_PRINTER=m CONFIG_USB_WDM=m CONFIG_USB_TMC=m # # NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may # # # also be needed; see USB_STORAGE Help for more info # CONFIG_USB_STORAGE=m # CONFIG_USB_STORAGE_DEBUG is not set CONFIG_USB_STORAGE_REALTEK=m CONFIG_REALTEK_AUTOPM=y CONFIG_USB_STORAGE_DATAFAB=m CONFIG_USB_STORAGE_FREECOM=m CONFIG_USB_STORAGE_ISD200=m CONFIG_USB_STORAGE_USBAT=m CONFIG_USB_STORAGE_SDDR09=m CONFIG_USB_STORAGE_SDDR55=m CONFIG_USB_STORAGE_JUMPSHOT=m CONFIG_USB_STORAGE_ALAUDA=m CONFIG_USB_STORAGE_ONETOUCH=m CONFIG_USB_STORAGE_KARMA=m CONFIG_USB_STORAGE_CYPRESS_ATACB=m CONFIG_USB_STORAGE_ENE_UB6250=m CONFIG_USB_UAS=m # # USB Imaging devices # CONFIG_USB_MDC800=m CONFIG_USB_MICROTEK=m # CONFIG_USBIP_CORE is not set # CONFIG_USB_MUSB_HDRC is not set CONFIG_USB_DWC3=y # CONFIG_USB_DWC3_HOST is not set CONFIG_USB_DWC3_GADGET=y # CONFIG_USB_DWC3_DUAL_ROLE is not set # # Platform Glue Driver Support # CONFIG_USB_DWC3_PCI=y CONFIG_USB_DWC3_HAPS=y # CONFIG_USB_DWC2 is not set # CONFIG_USB_CHIPIDEA is not set # CONFIG_USB_ISP1760 is not set # # USB port drivers # CONFIG_USB_USS720=m CONFIG_USB_SERIAL=y CONFIG_USB_SERIAL_CONSOLE=y CONFIG_USB_SERIAL_GENERIC=y # CONFIG_USB_SERIAL_SIMPLE is not set CONFIG_USB_SERIAL_AIRCABLE=m CONFIG_USB_SERIAL_ARK3116=m CONFIG_USB_SERIAL_BELKIN=m CONFIG_USB_SERIAL_CH341=m CONFIG_USB_SERIAL_WHITEHEAT=m CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m CONFIG_USB_SERIAL_CP210X=m CONFIG_USB_SERIAL_CYPRESS_M8=m CONFIG_USB_SERIAL_EMPEG=m CONFIG_USB_SERIAL_FTDI_SIO=m CONFIG_USB_SERIAL_VISOR=m CONFIG_USB_SERIAL_IPAQ=m CONFIG_USB_SERIAL_IR=m CONFIG_USB_SERIAL_EDGEPORT=m CONFIG_USB_SERIAL_EDGEPORT_TI=m # CONFIG_USB_SERIAL_F81232 is not set # CONFIG_USB_SERIAL_F8153X is not set CONFIG_USB_SERIAL_GARMIN=m CONFIG_USB_SERIAL_IPW=m CONFIG_USB_SERIAL_IUU=m CONFIG_USB_SERIAL_KEYSPAN_PDA=m CONFIG_USB_SERIAL_KEYSPAN=m CONFIG_USB_SERIAL_KLSI=m CONFIG_USB_SERIAL_KOBIL_SCT=m CONFIG_USB_SERIAL_MCT_U232=m # CONFIG_USB_SERIAL_METRO is not set CONFIG_USB_SERIAL_MOS7720=m CONFIG_USB_SERIAL_MOS7715_PARPORT=y CONFIG_USB_SERIAL_MOS7840=m # CONFIG_USB_SERIAL_MXUPORT is not set CONFIG_USB_SERIAL_NAVMAN=m CONFIG_USB_SERIAL_PL2303=m CONFIG_USB_SERIAL_OTI6858=m CONFIG_USB_SERIAL_QCAUX=m CONFIG_USB_SERIAL_QUALCOMM=m CONFIG_USB_SERIAL_SPCP8X5=m CONFIG_USB_SERIAL_SAFE=m CONFIG_USB_SERIAL_SAFE_PADDED=y CONFIG_USB_SERIAL_SIERRAWIRELESS=m CONFIG_USB_SERIAL_SYMBOL=m # CONFIG_USB_SERIAL_TI is not set CONFIG_USB_SERIAL_CYBERJACK=m CONFIG_USB_SERIAL_XIRCOM=m CONFIG_USB_SERIAL_WWAN=m CONFIG_USB_SERIAL_OPTION=m CONFIG_USB_SERIAL_OMNINET=m CONFIG_USB_SERIAL_OPTICON=m CONFIG_USB_SERIAL_XSENS_MT=m # CONFIG_USB_SERIAL_WISHBONE is not set CONFIG_USB_SERIAL_SSU100=m CONFIG_USB_SERIAL_QT2=m # CONFIG_USB_SERIAL_UPD78F0730 is not set CONFIG_USB_SERIAL_DEBUG=m # # USB Miscellaneous drivers # CONFIG_USB_EMI62=m CONFIG_USB_EMI26=m CONFIG_USB_ADUTUX=m CONFIG_USB_SEVSEG=m # CONFIG_USB_RIO500 is not set CONFIG_USB_LEGOTOWER=m CONFIG_USB_LCD=m # CONFIG_USB_CYPRESS_CY7C63 is not set # CONFIG_USB_CYTHERM is not set CONFIG_USB_IDMOUSE=m CONFIG_USB_FTDI_ELAN=m CONFIG_USB_APPLEDISPLAY=m CONFIG_USB_SISUSBVGA=m CONFIG_USB_SISUSBVGA_CON=y CONFIG_USB_LD=m # CONFIG_USB_TRANCEVIBRATOR is not set CONFIG_USB_IOWARRIOR=m # CONFIG_USB_TEST is not set # CONFIG_USB_EHSET_TEST_FIXTURE is not set CONFIG_USB_ISIGHTFW=m # CONFIG_USB_YUREX is not set CONFIG_USB_EZUSB_FX2=m # CONFIG_USB_HUB_USB251XB is not set CONFIG_USB_HSIC_USB3503=m # CONFIG_USB_HSIC_USB4604 is not set # CONFIG_USB_LINK_LAYER_TEST is not set # CONFIG_USB_CHAOSKEY is not set CONFIG_USB_ATM=m CONFIG_USB_SPEEDTOUCH=m CONFIG_USB_CXACRU=m CONFIG_USB_UEAGLEATM=m CONFIG_USB_XUSBATM=m # # USB Physical Layer drivers # CONFIG_USB_PHY=y CONFIG_NOP_USB_XCEIV=y # CONFIG_USB_GPIO_VBUS is not set # CONFIG_USB_ISP1301 is not set CONFIG_USB_GADGET=y # CONFIG_USB_GADGET_DEBUG is not set # CONFIG_USB_GADGET_DEBUG_FILES is not set # CONFIG_USB_GADGET_DEBUG_FS is not set CONFIG_USB_GADGET_VBUS_DRAW=2 CONFIG_USB_GADGET_STORAGE_NUM_BUFFERS=2 # # USB Peripheral Controller # # CONFIG_USB_FOTG210_UDC is not set # CONFIG_USB_GR_UDC is not set # CONFIG_USB_R8A66597 is not set # CONFIG_USB_PXA27X is not set # CONFIG_USB_MV_UDC is not set # CONFIG_USB_MV_U3D is not set # CONFIG_USB_M66592 is not set # CONFIG_USB_BDC_UDC is not set # CONFIG_USB_AMD5536UDC is not set # CONFIG_USB_NET2272 is not set # CONFIG_USB_NET2280 is not set # CONFIG_USB_GOKU is not set # CONFIG_USB_EG20T is not set # CONFIG_USB_DUMMY_HCD is not set CONFIG_USB_LIBCOMPOSITE=m CONFIG_USB_F_MASS_STORAGE=m # CONFIG_USB_CONFIGFS is not set # CONFIG_USB_ZERO is not set # CONFIG_USB_AUDIO is not set # CONFIG_USB_ETH is not set # CONFIG_USB_G_NCM is not set # CONFIG_USB_GADGETFS is not set # CONFIG_USB_FUNCTIONFS is not set CONFIG_USB_MASS_STORAGE=m # CONFIG_USB_GADGET_TARGET is not set # CONFIG_USB_G_SERIAL is not set # CONFIG_USB_MIDI_GADGET is not set # CONFIG_USB_G_PRINTER is not set # CONFIG_USB_CDC_COMPOSITE is not set # CONFIG_USB_G_ACM_MS is not set # CONFIG_USB_G_MULTI is not set # CONFIG_USB_G_HID is not set # CONFIG_USB_G_DBGP is not set # CONFIG_USB_G_WEBCAM is not set # CONFIG_TYPEC is not set # CONFIG_USB_ROLE_SWITCH is not set # CONFIG_USB_LED_TRIG is not set # CONFIG_USB_ULPI_BUS is not set CONFIG_UWB=m CONFIG_UWB_HWA=m CONFIG_UWB_WHCI=m CONFIG_UWB_I1480U=m CONFIG_MMC=m CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK_MINORS=8 CONFIG_SDIO_UART=m # CONFIG_MMC_TEST is not set # # MMC/SD/SDIO Host Controller Drivers # # CONFIG_MMC_DEBUG is not set CONFIG_MMC_SDHCI=m CONFIG_MMC_SDHCI_PCI=m CONFIG_MMC_RICOH_MMC=y CONFIG_MMC_SDHCI_ACPI=m CONFIG_MMC_SDHCI_PLTFM=m # CONFIG_MMC_SDHCI_F_SDH30 is not set # CONFIG_MMC_WBSD is not set CONFIG_MMC_TIFM_SD=m # CONFIG_MMC_SPI is not set CONFIG_MMC_CB710=m CONFIG_MMC_VIA_SDMMC=m CONFIG_MMC_VUB300=m CONFIG_MMC_USHC=m # CONFIG_MMC_USDHI6ROL0 is not set CONFIG_MMC_CQHCI=m # CONFIG_MMC_TOSHIBA_PCI is not set # CONFIG_MMC_MTK is not set # CONFIG_MMC_SDHCI_XENON is not set CONFIG_MEMSTICK=m # CONFIG_MEMSTICK_DEBUG is not set # # MemoryStick drivers # # CONFIG_MEMSTICK_UNSAFE_RESUME is not set CONFIG_MSPRO_BLOCK=m # CONFIG_MS_BLOCK is not set # # MemoryStick Host Controller Drivers # CONFIG_MEMSTICK_TIFM_MS=m CONFIG_MEMSTICK_JMICRON_38X=m CONFIG_MEMSTICK_R592=m CONFIG_NEW_LEDS=y CONFIG_LEDS_CLASS=y # CONFIG_LEDS_CLASS_FLASH is not set # CONFIG_LEDS_BRIGHTNESS_HW_CHANGED is not set # # LED drivers # # CONFIG_LEDS_APU is not set CONFIG_LEDS_LM3530=m # CONFIG_LEDS_LM3642 is not set # CONFIG_LEDS_PCA9532 is not set # CONFIG_LEDS_GPIO is not set CONFIG_LEDS_LP3944=m # CONFIG_LEDS_LP3952 is not set CONFIG_LEDS_LP55XX_COMMON=m CONFIG_LEDS_LP5521=m CONFIG_LEDS_LP5523=m CONFIG_LEDS_LP5562=m # CONFIG_LEDS_LP8501 is not set CONFIG_LEDS_CLEVO_MAIL=m # CONFIG_LEDS_PCA955X is not set # CONFIG_LEDS_PCA963X is not set # CONFIG_LEDS_DAC124S085 is not set # CONFIG_LEDS_PWM is not set # CONFIG_LEDS_BD2802 is not set CONFIG_LEDS_INTEL_SS4200=m # CONFIG_LEDS_LT3593 is not set # CONFIG_LEDS_TCA6507 is not set # CONFIG_LEDS_TLC591XX is not set # CONFIG_LEDS_LM355x is not set # # LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM) # CONFIG_LEDS_BLINKM=m # CONFIG_LEDS_MLXCPLD is not set # CONFIG_LEDS_MLXREG is not set # CONFIG_LEDS_USER is not set # CONFIG_LEDS_NIC78BX is not set # # LED Triggers # CONFIG_LEDS_TRIGGERS=y CONFIG_LEDS_TRIGGER_TIMER=m CONFIG_LEDS_TRIGGER_ONESHOT=m # CONFIG_LEDS_TRIGGER_DISK is not set # CONFIG_LEDS_TRIGGER_MTD is not set CONFIG_LEDS_TRIGGER_HEARTBEAT=m CONFIG_LEDS_TRIGGER_BACKLIGHT=m # CONFIG_LEDS_TRIGGER_CPU is not set # CONFIG_LEDS_TRIGGER_ACTIVITY is not set # CONFIG_LEDS_TRIGGER_GPIO is not set CONFIG_LEDS_TRIGGER_DEFAULT_ON=m # # iptables trigger is under Netfilter config (LED target) # CONFIG_LEDS_TRIGGER_TRANSIENT=m CONFIG_LEDS_TRIGGER_CAMERA=m # CONFIG_LEDS_TRIGGER_PANIC is not set # CONFIG_LEDS_TRIGGER_NETDEV is not set # CONFIG_LEDS_TRIGGER_PATTERN is not set CONFIG_LEDS_TRIGGER_AUDIO=m # CONFIG_ACCESSIBILITY is not set # CONFIG_INFINIBAND is not set CONFIG_EDAC_ATOMIC_SCRUB=y CONFIG_EDAC_SUPPORT=y CONFIG_EDAC=y CONFIG_EDAC_LEGACY_SYSFS=y # CONFIG_EDAC_DEBUG is not set CONFIG_EDAC_DECODE_MCE=m # CONFIG_EDAC_GHES is not set CONFIG_EDAC_AMD64=m # CONFIG_EDAC_AMD64_ERROR_INJECTION is not set CONFIG_EDAC_E752X=m CONFIG_EDAC_I82975X=m CONFIG_EDAC_I3000=m CONFIG_EDAC_I3200=m # CONFIG_EDAC_IE31200 is not set CONFIG_EDAC_X38=m CONFIG_EDAC_I5400=m CONFIG_EDAC_I7CORE=m CONFIG_EDAC_I5000=m CONFIG_EDAC_I5100=m CONFIG_EDAC_I7300=m CONFIG_EDAC_SBRIDGE=m CONFIG_EDAC_SKX=m # CONFIG_EDAC_PND2 is not set CONFIG_RTC_LIB=y CONFIG_RTC_MC146818_LIB=y CONFIG_RTC_CLASS=y CONFIG_RTC_HCTOSYS=y CONFIG_RTC_HCTOSYS_DEVICE="rtc0" # CONFIG_RTC_SYSTOHC is not set # CONFIG_RTC_DEBUG is not set CONFIG_RTC_NVMEM=y # # RTC interfaces # CONFIG_RTC_INTF_SYSFS=y CONFIG_RTC_INTF_PROC=y CONFIG_RTC_INTF_DEV=y # CONFIG_RTC_INTF_DEV_UIE_EMUL is not set # CONFIG_RTC_DRV_TEST is not set # # I2C RTC drivers # # CONFIG_RTC_DRV_ABB5ZES3 is not set # CONFIG_RTC_DRV_ABX80X is not set CONFIG_RTC_DRV_DS1307=m # CONFIG_RTC_DRV_DS1307_CENTURY is not set CONFIG_RTC_DRV_DS1374=m # CONFIG_RTC_DRV_DS1374_WDT is not set CONFIG_RTC_DRV_DS1672=m CONFIG_RTC_DRV_MAX6900=m CONFIG_RTC_DRV_RS5C372=m CONFIG_RTC_DRV_ISL1208=m CONFIG_RTC_DRV_ISL12022=m CONFIG_RTC_DRV_X1205=m CONFIG_RTC_DRV_PCF8523=m # CONFIG_RTC_DRV_PCF85063 is not set # CONFIG_RTC_DRV_PCF85363 is not set CONFIG_RTC_DRV_PCF8563=m CONFIG_RTC_DRV_PCF8583=m CONFIG_RTC_DRV_M41T80=m CONFIG_RTC_DRV_M41T80_WDT=y CONFIG_RTC_DRV_BQ32K=m # CONFIG_RTC_DRV_S35390A is not set CONFIG_RTC_DRV_FM3130=m # CONFIG_RTC_DRV_RX8010 is not set CONFIG_RTC_DRV_RX8581=m CONFIG_RTC_DRV_RX8025=m CONFIG_RTC_DRV_EM3027=m # CONFIG_RTC_DRV_RV8803 is not set # # SPI RTC drivers # # CONFIG_RTC_DRV_M41T93 is not set # CONFIG_RTC_DRV_M41T94 is not set # CONFIG_RTC_DRV_DS1302 is not set # CONFIG_RTC_DRV_DS1305 is not set # CONFIG_RTC_DRV_DS1343 is not set # CONFIG_RTC_DRV_DS1347 is not set # CONFIG_RTC_DRV_DS1390 is not set # CONFIG_RTC_DRV_MAX6916 is not set # CONFIG_RTC_DRV_R9701 is not set # CONFIG_RTC_DRV_RX4581 is not set # CONFIG_RTC_DRV_RX6110 is not set # CONFIG_RTC_DRV_RS5C348 is not set # CONFIG_RTC_DRV_MAX6902 is not set # CONFIG_RTC_DRV_PCF2123 is not set # CONFIG_RTC_DRV_MCP795 is not set CONFIG_RTC_I2C_AND_SPI=y # # SPI and I2C RTC drivers # CONFIG_RTC_DRV_DS3232=m CONFIG_RTC_DRV_DS3232_HWMON=y # CONFIG_RTC_DRV_PCF2127 is not set CONFIG_RTC_DRV_RV3029C2=m CONFIG_RTC_DRV_RV3029_HWMON=y # # Platform RTC drivers # CONFIG_RTC_DRV_CMOS=y CONFIG_RTC_DRV_DS1286=m CONFIG_RTC_DRV_DS1511=m CONFIG_RTC_DRV_DS1553=m # CONFIG_RTC_DRV_DS1685_FAMILY is not set CONFIG_RTC_DRV_DS1742=m CONFIG_RTC_DRV_DS2404=m CONFIG_RTC_DRV_STK17TA8=m # CONFIG_RTC_DRV_M48T86 is not set CONFIG_RTC_DRV_M48T35=m CONFIG_RTC_DRV_M48T59=m CONFIG_RTC_DRV_MSM6242=m CONFIG_RTC_DRV_BQ4802=m CONFIG_RTC_DRV_RP5C01=m CONFIG_RTC_DRV_V3020=m # # on-CPU RTC drivers # # CONFIG_RTC_DRV_FTRTC010 is not set # # HID Sensor RTC drivers # # CONFIG_RTC_DRV_HID_SENSOR_TIME is not set CONFIG_DMADEVICES=y # CONFIG_DMADEVICES_DEBUG is not set # # DMA Devices # CONFIG_DMA_ENGINE=y CONFIG_DMA_VIRTUAL_CHANNELS=y CONFIG_DMA_ACPI=y # CONFIG_ALTERA_MSGDMA is not set # CONFIG_INTEL_IDMA64 is not set # CONFIG_INTEL_IOATDMA is not set # CONFIG_QCOM_HIDMA_MGMT is not set # CONFIG_QCOM_HIDMA is not set CONFIG_DW_DMAC_CORE=y CONFIG_DW_DMAC=m CONFIG_DW_DMAC_PCI=y CONFIG_HSU_DMA=y # # DMA Clients # CONFIG_ASYNC_TX_DMA=y CONFIG_DMATEST=m CONFIG_DMA_ENGINE_RAID=y # # DMABUF options # CONFIG_SYNC_FILE=y CONFIG_SW_SYNC=y # CONFIG_UDMABUF is not set CONFIG_AUXDISPLAY=y # CONFIG_HD44780 is not set CONFIG_KS0108=m CONFIG_KS0108_PORT=0x378 CONFIG_KS0108_DELAY=2 CONFIG_CFAG12864B=m CONFIG_CFAG12864B_RATE=20 # CONFIG_IMG_ASCII_LCD is not set # CONFIG_PANEL is not set CONFIG_UIO=m CONFIG_UIO_CIF=m CONFIG_UIO_PDRV_GENIRQ=m # CONFIG_UIO_DMEM_GENIRQ is not set CONFIG_UIO_AEC=m CONFIG_UIO_SERCOS3=m CONFIG_UIO_PCI_GENERIC=m # CONFIG_UIO_NETX is not set # CONFIG_UIO_PRUSS is not set # CONFIG_UIO_MF624 is not set # CONFIG_UIO_HV_GENERIC is not set CONFIG_VFIO_IOMMU_TYPE1=m CONFIG_VFIO_VIRQFD=m CONFIG_VFIO=m # CONFIG_VFIO_NOIOMMU is not set CONFIG_VFIO_PCI=m # CONFIG_VFIO_PCI_VGA is not set CONFIG_VFIO_PCI_MMAP=y CONFIG_VFIO_PCI_INTX=y CONFIG_VFIO_PCI_IGD=y # CONFIG_VFIO_MDEV is not set CONFIG_IRQ_BYPASS_MANAGER=m # CONFIG_VIRT_DRIVERS is not set CONFIG_VIRTIO=y CONFIG_VIRTIO_MENU=y CONFIG_VIRTIO_PCI=y CONFIG_VIRTIO_PCI_LEGACY=y CONFIG_VIRTIO_BALLOON=y # CONFIG_VIRTIO_INPUT is not set # CONFIG_VIRTIO_MMIO is not set # # Microsoft Hyper-V guest support # CONFIG_HYPERV=m CONFIG_HYPERV_TSCPAGE=y CONFIG_HYPERV_UTILS=m CONFIG_HYPERV_BALLOON=m # # Xen driver support # CONFIG_XEN_BALLOON=y # CONFIG_XEN_SELFBALLOONING is not set # CONFIG_XEN_BALLOON_MEMORY_HOTPLUG is not set CONFIG_XEN_SCRUB_PAGES_DEFAULT=y CONFIG_XEN_DEV_EVTCHN=m CONFIG_XEN_BACKEND=y CONFIG_XENFS=m CONFIG_XEN_COMPAT_XENFS=y CONFIG_XEN_SYS_HYPERVISOR=y CONFIG_XEN_XENBUS_FRONTEND=y # CONFIG_XEN_GNTDEV is not set # CONFIG_XEN_GRANT_DEV_ALLOC is not set # CONFIG_XEN_GRANT_DMA_ALLOC is not set CONFIG_SWIOTLB_XEN=y CONFIG_XEN_TMEM=m CONFIG_XEN_PCIDEV_BACKEND=m # CONFIG_XEN_PVCALLS_FRONTEND is not set # CONFIG_XEN_PVCALLS_BACKEND is not set # CONFIG_XEN_SCSI_BACKEND is not set CONFIG_XEN_PRIVCMD=m CONFIG_XEN_ACPI_PROCESSOR=m # CONFIG_XEN_MCE_LOG is not set CONFIG_XEN_HAVE_PVMMU=y CONFIG_XEN_EFI=y CONFIG_XEN_AUTO_XLATE=y CONFIG_XEN_ACPI=y CONFIG_XEN_SYMS=y CONFIG_XEN_HAVE_VPMU=y CONFIG_STAGING=y # CONFIG_PRISM2_USB is not set # CONFIG_COMEDI is not set # CONFIG_RTL8192U is not set CONFIG_RTLLIB=m CONFIG_RTLLIB_CRYPTO_CCMP=m CONFIG_RTLLIB_CRYPTO_TKIP=m CONFIG_RTLLIB_CRYPTO_WEP=m CONFIG_RTL8192E=m # CONFIG_RTL8723BS is not set CONFIG_R8712U=m # CONFIG_R8188EU is not set # CONFIG_R8822BE is not set # CONFIG_RTS5208 is not set # CONFIG_VT6655 is not set # CONFIG_VT6656 is not set # CONFIG_FB_SM750 is not set # CONFIG_FB_XGI is not set # # Speakup console speech # # CONFIG_SPEAKUP is not set # CONFIG_STAGING_MEDIA is not set # # Android # # CONFIG_LTE_GDM724X is not set CONFIG_FIREWIRE_SERIAL=m CONFIG_FWTTY_MAX_TOTAL_PORTS=64 CONFIG_FWTTY_MAX_CARD_PORTS=32 # CONFIG_GS_FPGABOOT is not set # CONFIG_UNISYSSPAR is not set # CONFIG_FB_TFT is not set # CONFIG_WILC1000_SDIO is not set # CONFIG_WILC1000_SPI is not set # CONFIG_MOST is not set # CONFIG_KS7010 is not set # CONFIG_GREYBUS is not set # CONFIG_DRM_VBOXVIDEO is not set # CONFIG_PI433 is not set # CONFIG_MTK_MMC is not set # # Gasket devices # # CONFIG_STAGING_GASKET_FRAMEWORK is not set # CONFIG_XIL_AXIS_FIFO is not set # CONFIG_EROFS_FS is not set CONFIG_X86_PLATFORM_DEVICES=y CONFIG_ACER_WMI=m # CONFIG_ACER_WIRELESS is not set CONFIG_ACERHDF=m # CONFIG_ALIENWARE_WMI is not set CONFIG_ASUS_LAPTOP=m CONFIG_DCDBAS=m # CONFIG_DELL_SMBIOS is not set CONFIG_DELL_WMI_AIO=m # CONFIG_DELL_WMI_LED is not set # CONFIG_DELL_SMO8800 is not set # CONFIG_DELL_RBTN is not set CONFIG_DELL_RBU=m CONFIG_FUJITSU_LAPTOP=m CONFIG_FUJITSU_TABLET=m CONFIG_AMILO_RFKILL=m # CONFIG_GPD_POCKET_FAN is not set CONFIG_HP_ACCEL=m # CONFIG_HP_WIRELESS is not set CONFIG_HP_WMI=m # CONFIG_LG_LAPTOP is not set CONFIG_MSI_LAPTOP=m CONFIG_PANASONIC_LAPTOP=m CONFIG_COMPAL_LAPTOP=m CONFIG_SONY_LAPTOP=m CONFIG_SONYPI_COMPAT=y CONFIG_IDEAPAD_LAPTOP=m # CONFIG_SURFACE3_WMI is not set CONFIG_THINKPAD_ACPI=m CONFIG_THINKPAD_ACPI_ALSA_SUPPORT=y # CONFIG_THINKPAD_ACPI_DEBUGFACILITIES is not set # CONFIG_THINKPAD_ACPI_DEBUG is not set # CONFIG_THINKPAD_ACPI_UNSAFE_LEDS is not set CONFIG_THINKPAD_ACPI_VIDEO=y CONFIG_THINKPAD_ACPI_HOTKEY_POLL=y CONFIG_SENSORS_HDAPS=m # CONFIG_INTEL_MENLOW is not set CONFIG_EEEPC_LAPTOP=m CONFIG_ASUS_WMI=m CONFIG_ASUS_NB_WMI=m CONFIG_EEEPC_WMI=m # CONFIG_ASUS_WIRELESS is not set CONFIG_ACPI_WMI=m CONFIG_WMI_BMOF=m # CONFIG_INTEL_WMI_THUNDERBOLT is not set CONFIG_MSI_WMI=m # CONFIG_PEAQ_WMI is not set CONFIG_TOPSTAR_LAPTOP=m CONFIG_TOSHIBA_BT_RFKILL=m # CONFIG_TOSHIBA_HAPS is not set # CONFIG_TOSHIBA_WMI is not set CONFIG_ACPI_CMPC=m # CONFIG_INTEL_INT0002_VGPIO is not set # CONFIG_INTEL_HID_EVENT is not set # CONFIG_INTEL_VBTN is not set CONFIG_INTEL_IPS=m # CONFIG_INTEL_PMC_CORE is not set # CONFIG_IBM_RTL is not set CONFIG_SAMSUNG_LAPTOP=m CONFIG_MXM_WMI=m CONFIG_INTEL_OAKTRAIL=m CONFIG_SAMSUNG_Q10=m CONFIG_APPLE_GMUX=m # CONFIG_INTEL_RST is not set # CONFIG_INTEL_SMARTCONNECT is not set # CONFIG_INTEL_PMC_IPC is not set # CONFIG_SURFACE_PRO3_BUTTON is not set # CONFIG_INTEL_PUNIT_IPC is not set # CONFIG_MLX_PLATFORM is not set # CONFIG_INTEL_TURBO_MAX_3 is not set # CONFIG_I2C_MULTI_INSTANTIATE is not set # CONFIG_INTEL_ATOMISP2_PM is not set # CONFIG_HUAWEI_WMI is not set CONFIG_PMC_ATOM=y # CONFIG_CHROME_PLATFORMS is not set # CONFIG_MELLANOX_PLATFORM is not set CONFIG_CLKDEV_LOOKUP=y CONFIG_HAVE_CLK_PREPARE=y CONFIG_COMMON_CLK=y # # Common Clock Framework # # CONFIG_COMMON_CLK_MAX9485 is not set # CONFIG_COMMON_CLK_SI5351 is not set # CONFIG_COMMON_CLK_SI544 is not set # CONFIG_COMMON_CLK_CDCE706 is not set # CONFIG_COMMON_CLK_CS2000_CP is not set # CONFIG_COMMON_CLK_PWM is not set # CONFIG_HWSPINLOCK is not set # # Clock Source drivers # CONFIG_CLKEVT_I8253=y CONFIG_I8253_LOCK=y CONFIG_CLKBLD_I8253=y CONFIG_MAILBOX=y CONFIG_PCC=y # CONFIG_ALTERA_MBOX is not set CONFIG_IOMMU_API=y CONFIG_IOMMU_SUPPORT=y # # Generic IOMMU Pagetable Support # # CONFIG_IOMMU_DEBUGFS is not set # CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set CONFIG_IOMMU_IOVA=y CONFIG_AMD_IOMMU=y CONFIG_AMD_IOMMU_V2=m CONFIG_DMAR_TABLE=y CONFIG_INTEL_IOMMU=y # CONFIG_INTEL_IOMMU_SVM is not set # CONFIG_INTEL_IOMMU_DEFAULT_ON is not set CONFIG_INTEL_IOMMU_FLOPPY_WA=y CONFIG_IRQ_REMAP=y # # Remoteproc drivers # # CONFIG_REMOTEPROC is not set # # Rpmsg drivers # # CONFIG_RPMSG_QCOM_GLINK_RPM is not set # CONFIG_RPMSG_VIRTIO is not set # CONFIG_SOUNDWIRE is not set # # SOC (System On Chip) specific Drivers # # # Amlogic SoC drivers # # # Broadcom SoC drivers # # # NXP/Freescale QorIQ SoC drivers # # # i.MX SoC drivers # # # Qualcomm SoC drivers # # CONFIG_SOC_TI is not set # # Xilinx SoC drivers # # CONFIG_XILINX_VCU is not set CONFIG_PM_DEVFREQ=y # # DEVFREQ Governors # CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=m # CONFIG_DEVFREQ_GOV_PERFORMANCE is not set # CONFIG_DEVFREQ_GOV_POWERSAVE is not set # CONFIG_DEVFREQ_GOV_USERSPACE is not set # CONFIG_DEVFREQ_GOV_PASSIVE is not set # # DEVFREQ Drivers # # CONFIG_PM_DEVFREQ_EVENT is not set CONFIG_EXTCON=y # # Extcon Device Drivers # # CONFIG_EXTCON_GPIO is not set # CONFIG_EXTCON_INTEL_INT3496 is not set # CONFIG_EXTCON_MAX3355 is not set # CONFIG_EXTCON_RT8973A is not set # CONFIG_EXTCON_SM5502 is not set # CONFIG_EXTCON_USB_GPIO is not set # CONFIG_MEMORY is not set # CONFIG_IIO is not set CONFIG_NTB=m # CONFIG_NTB_AMD is not set # CONFIG_NTB_IDT is not set # CONFIG_NTB_INTEL is not set # CONFIG_NTB_SWITCHTEC is not set # CONFIG_NTB_PINGPONG is not set # CONFIG_NTB_TOOL is not set # CONFIG_NTB_PERF is not set # CONFIG_NTB_TRANSPORT is not set # CONFIG_VME_BUS is not set CONFIG_PWM=y CONFIG_PWM_SYSFS=y CONFIG_PWM_LPSS=m CONFIG_PWM_LPSS_PCI=m CONFIG_PWM_LPSS_PLATFORM=m # CONFIG_PWM_PCA9685 is not set # # IRQ chip support # CONFIG_ARM_GIC_MAX_NR=1 # CONFIG_IPACK_BUS is not set # CONFIG_RESET_CONTROLLER is not set # CONFIG_FMC is not set # # PHY Subsystem # CONFIG_GENERIC_PHY=y # CONFIG_BCM_KONA_USB2_PHY is not set # CONFIG_PHY_PXA_28NM_HSIC is not set # CONFIG_PHY_PXA_28NM_USB2 is not set CONFIG_POWERCAP=y CONFIG_INTEL_RAPL=m # CONFIG_IDLE_INJECT is not set # CONFIG_MCB is not set # # Performance monitor support # CONFIG_RAS=y # CONFIG_RAS_CEC is not set # CONFIG_THUNDERBOLT is not set # # Android # # CONFIG_ANDROID is not set CONFIG_LIBNVDIMM=m CONFIG_BLK_DEV_PMEM=m CONFIG_ND_BLK=m CONFIG_ND_CLAIM=y CONFIG_ND_BTT=m CONFIG_BTT=y CONFIG_ND_PFN=m CONFIG_NVDIMM_PFN=y CONFIG_NVDIMM_DAX=y CONFIG_NVDIMM_KEYS=y CONFIG_DAX_DRIVER=y CONFIG_DAX=y CONFIG_DEV_DAX=m CONFIG_DEV_DAX_PMEM=m CONFIG_NVMEM=y # # HW tracing support # CONFIG_STM=m # CONFIG_STM_PROTO_BASIC is not set # CONFIG_STM_PROTO_SYS_T is not set CONFIG_STM_DUMMY=m CONFIG_STM_SOURCE_CONSOLE=m CONFIG_STM_SOURCE_HEARTBEAT=m CONFIG_STM_SOURCE_FTRACE=m CONFIG_INTEL_TH=m CONFIG_INTEL_TH_PCI=m # CONFIG_INTEL_TH_ACPI is not set CONFIG_INTEL_TH_GTH=m CONFIG_INTEL_TH_STH=m CONFIG_INTEL_TH_MSU=m CONFIG_INTEL_TH_PTI=m # CONFIG_INTEL_TH_DEBUG is not set # CONFIG_FPGA is not set CONFIG_PM_OPP=y # CONFIG_UNISYS_VISORBUS is not set # CONFIG_SIOX is not set # CONFIG_SLIMBUS is not set # # File systems # CONFIG_DCACHE_WORD_ACCESS=y CONFIG_FS_IOMAP=y # CONFIG_EXT2_FS is not set # CONFIG_EXT3_FS is not set CONFIG_EXT4_FS=y CONFIG_EXT4_USE_FOR_EXT2=y CONFIG_EXT4_FS_POSIX_ACL=y CONFIG_EXT4_FS_SECURITY=y CONFIG_EXT4_ENCRYPTION=y CONFIG_EXT4_FS_ENCRYPTION=y # CONFIG_EXT4_DEBUG is not set CONFIG_JBD2=y # CONFIG_JBD2_DEBUG is not set CONFIG_FS_MBCACHE=y # CONFIG_REISERFS_FS is not set # CONFIG_JFS_FS is not set CONFIG_XFS_FS=m CONFIG_XFS_QUOTA=y CONFIG_XFS_POSIX_ACL=y CONFIG_XFS_RT=y CONFIG_XFS_ONLINE_SCRUB=y CONFIG_XFS_ONLINE_REPAIR=y CONFIG_XFS_DEBUG=y CONFIG_XFS_ASSERT_FATAL=y CONFIG_GFS2_FS=m CONFIG_GFS2_FS_LOCKING_DLM=y CONFIG_OCFS2_FS=m CONFIG_OCFS2_FS_O2CB=m CONFIG_OCFS2_FS_USERSPACE_CLUSTER=m CONFIG_OCFS2_FS_STATS=y CONFIG_OCFS2_DEBUG_MASKLOG=y # CONFIG_OCFS2_DEBUG_FS is not set CONFIG_BTRFS_FS=m CONFIG_BTRFS_FS_POSIX_ACL=y # CONFIG_BTRFS_FS_CHECK_INTEGRITY is not set # CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set # CONFIG_BTRFS_DEBUG is not set # CONFIG_BTRFS_ASSERT is not set # CONFIG_BTRFS_FS_REF_VERIFY is not set # CONFIG_NILFS2_FS is not set CONFIG_F2FS_FS=m CONFIG_F2FS_STAT_FS=y CONFIG_F2FS_FS_XATTR=y CONFIG_F2FS_FS_POSIX_ACL=y # CONFIG_F2FS_FS_SECURITY is not set # CONFIG_F2FS_CHECK_FS is not set CONFIG_F2FS_FS_ENCRYPTION=y # CONFIG_F2FS_IO_TRACE is not set # CONFIG_F2FS_FAULT_INJECTION is not set CONFIG_FS_DAX=y CONFIG_FS_DAX_PMD=y CONFIG_FS_POSIX_ACL=y CONFIG_EXPORTFS=y # CONFIG_EXPORTFS_BLOCK_OPS is not set CONFIG_FILE_LOCKING=y CONFIG_MANDATORY_FILE_LOCKING=y CONFIG_FS_ENCRYPTION=y CONFIG_FSNOTIFY=y CONFIG_DNOTIFY=y CONFIG_INOTIFY_USER=y CONFIG_FANOTIFY=y CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y CONFIG_QUOTA=y CONFIG_QUOTA_NETLINK_INTERFACE=y CONFIG_PRINT_QUOTA_WARNING=y # CONFIG_QUOTA_DEBUG is not set CONFIG_QUOTA_TREE=y # CONFIG_QFMT_V1 is not set CONFIG_QFMT_V2=y CONFIG_QUOTACTL=y CONFIG_QUOTACTL_COMPAT=y CONFIG_AUTOFS4_FS=y CONFIG_AUTOFS_FS=y CONFIG_FUSE_FS=m CONFIG_CUSE=m CONFIG_OVERLAY_FS=m # CONFIG_OVERLAY_FS_REDIRECT_DIR is not set CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW=y # CONFIG_OVERLAY_FS_INDEX is not set # CONFIG_OVERLAY_FS_XINO_AUTO is not set # CONFIG_OVERLAY_FS_METACOPY is not set # # Caches # CONFIG_FSCACHE=m CONFIG_FSCACHE_STATS=y # CONFIG_FSCACHE_HISTOGRAM is not set # CONFIG_FSCACHE_DEBUG is not set # CONFIG_FSCACHE_OBJECT_LIST is not set CONFIG_CACHEFILES=m # CONFIG_CACHEFILES_DEBUG is not set # CONFIG_CACHEFILES_HISTOGRAM is not set # # CD-ROM/DVD Filesystems # CONFIG_ISO9660_FS=m CONFIG_JOLIET=y CONFIG_ZISOFS=y CONFIG_UDF_FS=m # # DOS/FAT/NT Filesystems # CONFIG_FAT_FS=m CONFIG_MSDOS_FS=m CONFIG_VFAT_FS=m CONFIG_FAT_DEFAULT_CODEPAGE=437 CONFIG_FAT_DEFAULT_IOCHARSET="ascii" # CONFIG_FAT_DEFAULT_UTF8 is not set # CONFIG_NTFS_FS is not set # # Pseudo filesystems # CONFIG_PROC_FS=y CONFIG_PROC_KCORE=y CONFIG_PROC_VMCORE=y # CONFIG_PROC_VMCORE_DEVICE_DUMP is not set CONFIG_PROC_SYSCTL=y CONFIG_PROC_PAGE_MONITOR=y CONFIG_PROC_CHILDREN=y CONFIG_KERNFS=y CONFIG_SYSFS=y CONFIG_TMPFS=y CONFIG_TMPFS_POSIX_ACL=y CONFIG_TMPFS_XATTR=y CONFIG_HUGETLBFS=y CONFIG_HUGETLB_PAGE=y CONFIG_MEMFD_CREATE=y CONFIG_ARCH_HAS_GIGANTIC_PAGE=y CONFIG_CONFIGFS_FS=y CONFIG_EFIVAR_FS=y CONFIG_MISC_FILESYSTEMS=y # CONFIG_ORANGEFS_FS is not set # CONFIG_ADFS_FS is not set # CONFIG_AFFS_FS is not set # CONFIG_ECRYPT_FS is not set # CONFIG_HFS_FS is not set # CONFIG_HFSPLUS_FS is not set # CONFIG_BEFS_FS is not set # CONFIG_BFS_FS is not set # CONFIG_EFS_FS is not set # CONFIG_JFFS2_FS is not set # CONFIG_UBIFS_FS is not set CONFIG_CRAMFS=m CONFIG_CRAMFS_BLOCKDEV=y # CONFIG_CRAMFS_MTD is not set CONFIG_SQUASHFS=m CONFIG_SQUASHFS_FILE_CACHE=y # CONFIG_SQUASHFS_FILE_DIRECT is not set CONFIG_SQUASHFS_DECOMP_SINGLE=y # CONFIG_SQUASHFS_DECOMP_MULTI is not set # CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set CONFIG_SQUASHFS_XATTR=y CONFIG_SQUASHFS_ZLIB=y # CONFIG_SQUASHFS_LZ4 is not set CONFIG_SQUASHFS_LZO=y CONFIG_SQUASHFS_XZ=y # CONFIG_SQUASHFS_ZSTD is not set # CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set # CONFIG_SQUASHFS_EMBEDDED is not set CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3 # CONFIG_VXFS_FS is not set CONFIG_MINIX_FS=m # CONFIG_OMFS_FS is not set # CONFIG_HPFS_FS is not set # CONFIG_QNX4FS_FS is not set # CONFIG_QNX6FS_FS is not set # CONFIG_ROMFS_FS is not set CONFIG_PSTORE=y CONFIG_PSTORE_DEFLATE_COMPRESS=y # CONFIG_PSTORE_LZO_COMPRESS is not set # CONFIG_PSTORE_LZ4_COMPRESS is not set # CONFIG_PSTORE_LZ4HC_COMPRESS is not set # CONFIG_PSTORE_842_COMPRESS is not set # CONFIG_PSTORE_ZSTD_COMPRESS is not set CONFIG_PSTORE_COMPRESS=y CONFIG_PSTORE_DEFLATE_COMPRESS_DEFAULT=y CONFIG_PSTORE_COMPRESS_DEFAULT="deflate" CONFIG_PSTORE_CONSOLE=y CONFIG_PSTORE_PMSG=y # CONFIG_PSTORE_FTRACE is not set CONFIG_PSTORE_RAM=m # CONFIG_SYSV_FS is not set # CONFIG_UFS_FS is not set # CONFIG_EXOFS_FS is not set CONFIG_NETWORK_FILESYSTEMS=y CONFIG_NFS_FS=y # CONFIG_NFS_V2 is not set CONFIG_NFS_V3=y CONFIG_NFS_V3_ACL=y CONFIG_NFS_V4=m # CONFIG_NFS_SWAP is not set CONFIG_NFS_V4_1=y CONFIG_NFS_V4_2=y CONFIG_PNFS_FILE_LAYOUT=m CONFIG_PNFS_BLOCK=m CONFIG_PNFS_FLEXFILE_LAYOUT=m CONFIG_NFS_V4_1_IMPLEMENTATION_ID_DOMAIN="kernel.org" # CONFIG_NFS_V4_1_MIGRATION is not set CONFIG_NFS_V4_SECURITY_LABEL=y CONFIG_ROOT_NFS=y # CONFIG_NFS_USE_LEGACY_DNS is not set CONFIG_NFS_USE_KERNEL_DNS=y CONFIG_NFS_DEBUG=y CONFIG_NFSD=m CONFIG_NFSD_V2_ACL=y CONFIG_NFSD_V3=y CONFIG_NFSD_V3_ACL=y CONFIG_NFSD_V4=y # CONFIG_NFSD_BLOCKLAYOUT is not set # CONFIG_NFSD_SCSILAYOUT is not set # CONFIG_NFSD_FLEXFILELAYOUT is not set CONFIG_NFSD_V4_SECURITY_LABEL=y # CONFIG_NFSD_FAULT_INJECTION is not set CONFIG_GRACE_PERIOD=y CONFIG_LOCKD=y CONFIG_LOCKD_V4=y CONFIG_NFS_ACL_SUPPORT=y CONFIG_NFS_COMMON=y CONFIG_SUNRPC=y CONFIG_SUNRPC_GSS=m CONFIG_SUNRPC_BACKCHANNEL=y CONFIG_RPCSEC_GSS_KRB5=m CONFIG_SUNRPC_DEBUG=y # CONFIG_CEPH_FS is not set CONFIG_CIFS=m # CONFIG_CIFS_STATS2 is not set CONFIG_CIFS_ALLOW_INSECURE_LEGACY=y CONFIG_CIFS_WEAK_PW_HASH=y CONFIG_CIFS_UPCALL=y CONFIG_CIFS_XATTR=y CONFIG_CIFS_POSIX=y CONFIG_CIFS_ACL=y CONFIG_CIFS_DEBUG=y # CONFIG_CIFS_DEBUG2 is not set # CONFIG_CIFS_DEBUG_DUMP_KEYS is not set CONFIG_CIFS_DFS_UPCALL=y # CONFIG_CIFS_FSCACHE is not set # CONFIG_CODA_FS is not set # CONFIG_AFS_FS is not set CONFIG_9P_FS=y CONFIG_9P_FS_POSIX_ACL=y # CONFIG_9P_FS_SECURITY is not set CONFIG_NLS=y CONFIG_NLS_DEFAULT="utf8" CONFIG_NLS_CODEPAGE_437=y CONFIG_NLS_CODEPAGE_737=m CONFIG_NLS_CODEPAGE_775=m CONFIG_NLS_CODEPAGE_850=m CONFIG_NLS_CODEPAGE_852=m CONFIG_NLS_CODEPAGE_855=m CONFIG_NLS_CODEPAGE_857=m CONFIG_NLS_CODEPAGE_860=m CONFIG_NLS_CODEPAGE_861=m CONFIG_NLS_CODEPAGE_862=m CONFIG_NLS_CODEPAGE_863=m CONFIG_NLS_CODEPAGE_864=m CONFIG_NLS_CODEPAGE_865=m CONFIG_NLS_CODEPAGE_866=m CONFIG_NLS_CODEPAGE_869=m CONFIG_NLS_CODEPAGE_936=m CONFIG_NLS_CODEPAGE_950=m CONFIG_NLS_CODEPAGE_932=m CONFIG_NLS_CODEPAGE_949=m CONFIG_NLS_CODEPAGE_874=m CONFIG_NLS_ISO8859_8=m CONFIG_NLS_CODEPAGE_1250=m CONFIG_NLS_CODEPAGE_1251=m CONFIG_NLS_ASCII=y CONFIG_NLS_ISO8859_1=m CONFIG_NLS_ISO8859_2=m CONFIG_NLS_ISO8859_3=m CONFIG_NLS_ISO8859_4=m CONFIG_NLS_ISO8859_5=m CONFIG_NLS_ISO8859_6=m CONFIG_NLS_ISO8859_7=m CONFIG_NLS_ISO8859_9=m CONFIG_NLS_ISO8859_13=m CONFIG_NLS_ISO8859_14=m CONFIG_NLS_ISO8859_15=m CONFIG_NLS_KOI8_R=m CONFIG_NLS_KOI8_U=m CONFIG_NLS_MAC_ROMAN=m CONFIG_NLS_MAC_CELTIC=m CONFIG_NLS_MAC_CENTEURO=m CONFIG_NLS_MAC_CROATIAN=m CONFIG_NLS_MAC_CYRILLIC=m CONFIG_NLS_MAC_GAELIC=m CONFIG_NLS_MAC_GREEK=m CONFIG_NLS_MAC_ICELAND=m CONFIG_NLS_MAC_INUIT=m CONFIG_NLS_MAC_ROMANIAN=m CONFIG_NLS_MAC_TURKISH=m CONFIG_NLS_UTF8=m CONFIG_DLM=m CONFIG_DLM_DEBUG=y # # Security options # CONFIG_KEYS=y CONFIG_KEYS_COMPAT=y CONFIG_PERSISTENT_KEYRINGS=y CONFIG_BIG_KEYS=y CONFIG_TRUSTED_KEYS=y CONFIG_ENCRYPTED_KEYS=y # CONFIG_KEY_DH_OPERATIONS is not set # CONFIG_SECURITY_DMESG_RESTRICT is not set CONFIG_SECURITY=y CONFIG_SECURITY_WRITABLE_HOOKS=y CONFIG_SECURITYFS=y CONFIG_SECURITY_NETWORK=y CONFIG_PAGE_TABLE_ISOLATION=y CONFIG_SECURITY_NETWORK_XFRM=y CONFIG_SECURITY_PATH=y CONFIG_INTEL_TXT=y CONFIG_LSM_MMAP_MIN_ADDR=65535 CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y # CONFIG_HARDENED_USERCOPY is not set # CONFIG_FORTIFY_SOURCE is not set # CONFIG_STATIC_USERMODEHELPER is not set CONFIG_SECURITY_SELINUX=y CONFIG_SECURITY_SELINUX_BOOTPARAM=y CONFIG_SECURITY_SELINUX_BOOTPARAM_VALUE=1 CONFIG_SECURITY_SELINUX_DISABLE=y CONFIG_SECURITY_SELINUX_DEVELOP=y CONFIG_SECURITY_SELINUX_AVC_STATS=y CONFIG_SECURITY_SELINUX_CHECKREQPROT_VALUE=1 # CONFIG_SECURITY_SMACK is not set # CONFIG_SECURITY_TOMOYO is not set CONFIG_SECURITY_APPARMOR=y CONFIG_SECURITY_APPARMOR_BOOTPARAM_VALUE=1 CONFIG_SECURITY_APPARMOR_HASH=y CONFIG_SECURITY_APPARMOR_HASH_DEFAULT=y # CONFIG_SECURITY_APPARMOR_DEBUG is not set # CONFIG_SECURITY_LOADPIN is not set # CONFIG_SECURITY_YAMA is not set CONFIG_INTEGRITY=y CONFIG_INTEGRITY_SIGNATURE=y CONFIG_INTEGRITY_ASYMMETRIC_KEYS=y CONFIG_INTEGRITY_TRUSTED_KEYRING=y CONFIG_INTEGRITY_AUDIT=y CONFIG_IMA=y CONFIG_IMA_MEASURE_PCR_IDX=10 CONFIG_IMA_LSM_RULES=y # CONFIG_IMA_TEMPLATE is not set CONFIG_IMA_NG_TEMPLATE=y # CONFIG_IMA_SIG_TEMPLATE is not set CONFIG_IMA_DEFAULT_TEMPLATE="ima-ng" CONFIG_IMA_DEFAULT_HASH_SHA1=y # CONFIG_IMA_DEFAULT_HASH_SHA256 is not set # CONFIG_IMA_DEFAULT_HASH_SHA512 is not set CONFIG_IMA_DEFAULT_HASH="sha1" # CONFIG_IMA_WRITE_POLICY is not set # CONFIG_IMA_READ_POLICY is not set CONFIG_IMA_APPRAISE=y # CONFIG_IMA_ARCH_POLICY is not set # CONFIG_IMA_APPRAISE_BUILD_POLICY is not set CONFIG_IMA_APPRAISE_BOOTPARAM=y CONFIG_IMA_TRUSTED_KEYRING=y # CONFIG_IMA_BLACKLIST_KEYRING is not set # CONFIG_IMA_LOAD_X509 is not set CONFIG_EVM=y CONFIG_EVM_ATTR_FSUUID=y # CONFIG_EVM_ADD_XATTRS is not set # CONFIG_EVM_LOAD_X509 is not set CONFIG_DEFAULT_SECURITY_SELINUX=y # CONFIG_DEFAULT_SECURITY_APPARMOR is not set # CONFIG_DEFAULT_SECURITY_DAC is not set CONFIG_DEFAULT_SECURITY="selinux" CONFIG_XOR_BLOCKS=m CONFIG_ASYNC_CORE=m CONFIG_ASYNC_MEMCPY=m CONFIG_ASYNC_XOR=m CONFIG_ASYNC_PQ=m CONFIG_ASYNC_RAID6_RECOV=m CONFIG_CRYPTO=y # # Crypto core or helper # CONFIG_CRYPTO_ALGAPI=y CONFIG_CRYPTO_ALGAPI2=y CONFIG_CRYPTO_AEAD=y CONFIG_CRYPTO_AEAD2=y CONFIG_CRYPTO_BLKCIPHER=y CONFIG_CRYPTO_BLKCIPHER2=y CONFIG_CRYPTO_HASH=y CONFIG_CRYPTO_HASH2=y CONFIG_CRYPTO_RNG=y CONFIG_CRYPTO_RNG2=y CONFIG_CRYPTO_RNG_DEFAULT=y CONFIG_CRYPTO_AKCIPHER2=y CONFIG_CRYPTO_AKCIPHER=y CONFIG_CRYPTO_KPP2=y CONFIG_CRYPTO_ACOMP2=y CONFIG_CRYPTO_RSA=y # CONFIG_CRYPTO_DH is not set # CONFIG_CRYPTO_ECDH is not set CONFIG_CRYPTO_MANAGER=y CONFIG_CRYPTO_MANAGER2=y CONFIG_CRYPTO_USER=m CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y CONFIG_CRYPTO_GF128MUL=y CONFIG_CRYPTO_NULL=y CONFIG_CRYPTO_NULL2=y CONFIG_CRYPTO_PCRYPT=m CONFIG_CRYPTO_WORKQUEUE=y CONFIG_CRYPTO_CRYPTD=m CONFIG_CRYPTO_AUTHENC=m CONFIG_CRYPTO_TEST=m CONFIG_CRYPTO_SIMD=m CONFIG_CRYPTO_GLUE_HELPER_X86=m CONFIG_CRYPTO_ENGINE=m # # Authenticated Encryption with Associated Data # CONFIG_CRYPTO_CCM=m CONFIG_CRYPTO_GCM=y # CONFIG_CRYPTO_CHACHA20POLY1305 is not set # CONFIG_CRYPTO_AEGIS128 is not set # CONFIG_CRYPTO_AEGIS128L is not set # CONFIG_CRYPTO_AEGIS256 is not set # CONFIG_CRYPTO_AEGIS128_AESNI_SSE2 is not set # CONFIG_CRYPTO_AEGIS128L_AESNI_SSE2 is not set # CONFIG_CRYPTO_AEGIS256_AESNI_SSE2 is not set # CONFIG_CRYPTO_MORUS640 is not set # CONFIG_CRYPTO_MORUS640_SSE2 is not set # CONFIG_CRYPTO_MORUS1280 is not set # CONFIG_CRYPTO_MORUS1280_SSE2 is not set # CONFIG_CRYPTO_MORUS1280_AVX2 is not set CONFIG_CRYPTO_SEQIV=y CONFIG_CRYPTO_ECHAINIV=m # # Block modes # CONFIG_CRYPTO_CBC=y # CONFIG_CRYPTO_CFB is not set CONFIG_CRYPTO_CTR=y CONFIG_CRYPTO_CTS=y CONFIG_CRYPTO_ECB=y CONFIG_CRYPTO_LRW=m # CONFIG_CRYPTO_OFB is not set CONFIG_CRYPTO_PCBC=m CONFIG_CRYPTO_XTS=y # CONFIG_CRYPTO_KEYWRAP is not set # CONFIG_CRYPTO_NHPOLY1305_SSE2 is not set # CONFIG_CRYPTO_NHPOLY1305_AVX2 is not set # CONFIG_CRYPTO_ADIANTUM is not set # # Hash modes # CONFIG_CRYPTO_CMAC=m CONFIG_CRYPTO_HMAC=y CONFIG_CRYPTO_XCBC=m CONFIG_CRYPTO_VMAC=m # # Digest # CONFIG_CRYPTO_CRC32C=y CONFIG_CRYPTO_CRC32C_INTEL=m CONFIG_CRYPTO_CRC32=m CONFIG_CRYPTO_CRC32_PCLMUL=m CONFIG_CRYPTO_CRCT10DIF=y CONFIG_CRYPTO_CRCT10DIF_PCLMUL=m CONFIG_CRYPTO_GHASH=y # CONFIG_CRYPTO_POLY1305 is not set # CONFIG_CRYPTO_POLY1305_X86_64 is not set CONFIG_CRYPTO_MD4=m CONFIG_CRYPTO_MD5=y CONFIG_CRYPTO_MICHAEL_MIC=m CONFIG_CRYPTO_RMD128=m CONFIG_CRYPTO_RMD160=m CONFIG_CRYPTO_RMD256=m CONFIG_CRYPTO_RMD320=m CONFIG_CRYPTO_SHA1=y CONFIG_CRYPTO_SHA1_SSSE3=m CONFIG_CRYPTO_SHA256_SSSE3=m CONFIG_CRYPTO_SHA512_SSSE3=m CONFIG_CRYPTO_SHA256=y CONFIG_CRYPTO_SHA512=y CONFIG_CRYPTO_SHA3=m # CONFIG_CRYPTO_SM3 is not set # CONFIG_CRYPTO_STREEBOG is not set CONFIG_CRYPTO_TGR192=m CONFIG_CRYPTO_WP512=m CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL=m # # Ciphers # CONFIG_CRYPTO_AES=y # CONFIG_CRYPTO_AES_TI is not set CONFIG_CRYPTO_AES_X86_64=y CONFIG_CRYPTO_AES_NI_INTEL=m CONFIG_CRYPTO_ANUBIS=m CONFIG_CRYPTO_ARC4=m CONFIG_CRYPTO_BLOWFISH=m CONFIG_CRYPTO_BLOWFISH_COMMON=m CONFIG_CRYPTO_BLOWFISH_X86_64=m CONFIG_CRYPTO_CAMELLIA=m CONFIG_CRYPTO_CAMELLIA_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX2_X86_64=m CONFIG_CRYPTO_CAST_COMMON=m CONFIG_CRYPTO_CAST5=m CONFIG_CRYPTO_CAST5_AVX_X86_64=m CONFIG_CRYPTO_CAST6=m CONFIG_CRYPTO_CAST6_AVX_X86_64=m CONFIG_CRYPTO_DES=m # CONFIG_CRYPTO_DES3_EDE_X86_64 is not set CONFIG_CRYPTO_FCRYPT=m CONFIG_CRYPTO_KHAZAD=m CONFIG_CRYPTO_SALSA20=m # CONFIG_CRYPTO_CHACHA20 is not set # CONFIG_CRYPTO_CHACHA20_X86_64 is not set CONFIG_CRYPTO_SEED=m CONFIG_CRYPTO_SERPENT=m CONFIG_CRYPTO_SERPENT_SSE2_X86_64=m CONFIG_CRYPTO_SERPENT_AVX_X86_64=m CONFIG_CRYPTO_SERPENT_AVX2_X86_64=m # CONFIG_CRYPTO_SM4 is not set CONFIG_CRYPTO_TEA=m CONFIG_CRYPTO_TWOFISH=m CONFIG_CRYPTO_TWOFISH_COMMON=m CONFIG_CRYPTO_TWOFISH_X86_64=m CONFIG_CRYPTO_TWOFISH_X86_64_3WAY=m CONFIG_CRYPTO_TWOFISH_AVX_X86_64=m # # Compression # CONFIG_CRYPTO_DEFLATE=y CONFIG_CRYPTO_LZO=y # CONFIG_CRYPTO_842 is not set # CONFIG_CRYPTO_LZ4 is not set # CONFIG_CRYPTO_LZ4HC is not set # CONFIG_CRYPTO_ZSTD is not set # # Random Number Generation # CONFIG_CRYPTO_ANSI_CPRNG=m CONFIG_CRYPTO_DRBG_MENU=y CONFIG_CRYPTO_DRBG_HMAC=y # CONFIG_CRYPTO_DRBG_HASH is not set # CONFIG_CRYPTO_DRBG_CTR is not set CONFIG_CRYPTO_DRBG=y CONFIG_CRYPTO_JITTERENTROPY=y CONFIG_CRYPTO_USER_API=y CONFIG_CRYPTO_USER_API_HASH=y CONFIG_CRYPTO_USER_API_SKCIPHER=y # CONFIG_CRYPTO_USER_API_RNG is not set # CONFIG_CRYPTO_USER_API_AEAD is not set # CONFIG_CRYPTO_STATS is not set CONFIG_CRYPTO_HASH_INFO=y CONFIG_CRYPTO_HW=y CONFIG_CRYPTO_DEV_PADLOCK=m CONFIG_CRYPTO_DEV_PADLOCK_AES=m CONFIG_CRYPTO_DEV_PADLOCK_SHA=m # CONFIG_CRYPTO_DEV_CCP is not set # CONFIG_CRYPTO_DEV_QAT_DH895xCC is not set # CONFIG_CRYPTO_DEV_QAT_C3XXX is not set # CONFIG_CRYPTO_DEV_QAT_C62X is not set # CONFIG_CRYPTO_DEV_QAT_DH895xCCVF is not set # CONFIG_CRYPTO_DEV_QAT_C3XXXVF is not set # CONFIG_CRYPTO_DEV_QAT_C62XVF is not set # CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set # CONFIG_CRYPTO_DEV_CHELSIO is not set CONFIG_CRYPTO_DEV_VIRTIO=m CONFIG_ASYMMETRIC_KEY_TYPE=y CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y # CONFIG_ASYMMETRIC_TPM_KEY_SUBTYPE is not set CONFIG_X509_CERTIFICATE_PARSER=y # CONFIG_PKCS8_PRIVATE_KEY_PARSER is not set CONFIG_PKCS7_MESSAGE_PARSER=y # CONFIG_PKCS7_TEST_KEY is not set # CONFIG_SIGNED_PE_FILE_VERIFICATION is not set # # Certificates for signature checking # CONFIG_SYSTEM_TRUSTED_KEYRING=y CONFIG_SYSTEM_TRUSTED_KEYS="" # CONFIG_SYSTEM_EXTRA_CERTIFICATE is not set # CONFIG_SECONDARY_TRUSTED_KEYRING is not set # CONFIG_SYSTEM_BLACKLIST_KEYRING is not set CONFIG_BINARY_PRINTF=y # # Library routines # CONFIG_RAID6_PQ=m CONFIG_RAID6_PQ_BENCHMARK=y CONFIG_BITREVERSE=y CONFIG_RATIONAL=y CONFIG_GENERIC_STRNCPY_FROM_USER=y CONFIG_GENERIC_STRNLEN_USER=y CONFIG_GENERIC_NET_UTILS=y CONFIG_GENERIC_FIND_FIRST_BIT=y CONFIG_GENERIC_PCI_IOMAP=y CONFIG_GENERIC_IOMAP=y CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y CONFIG_ARCH_HAS_FAST_MULTIPLIER=y CONFIG_CRC_CCITT=y CONFIG_CRC16=y CONFIG_CRC_T10DIF=y CONFIG_CRC_ITU_T=m CONFIG_CRC32=y # CONFIG_CRC32_SELFTEST is not set CONFIG_CRC32_SLICEBY8=y # CONFIG_CRC32_SLICEBY4 is not set # CONFIG_CRC32_SARWATE is not set # CONFIG_CRC32_BIT is not set # CONFIG_CRC64 is not set # CONFIG_CRC4 is not set # CONFIG_CRC7 is not set CONFIG_LIBCRC32C=y CONFIG_CRC8=m CONFIG_XXHASH=y # CONFIG_RANDOM32_SELFTEST is not set CONFIG_ZLIB_INFLATE=y CONFIG_ZLIB_DEFLATE=y CONFIG_LZO_COMPRESS=y CONFIG_LZO_DECOMPRESS=y CONFIG_LZ4_DECOMPRESS=y CONFIG_ZSTD_COMPRESS=m CONFIG_ZSTD_DECOMPRESS=m CONFIG_XZ_DEC=y CONFIG_XZ_DEC_X86=y CONFIG_XZ_DEC_POWERPC=y CONFIG_XZ_DEC_IA64=y CONFIG_XZ_DEC_ARM=y CONFIG_XZ_DEC_ARMTHUMB=y CONFIG_XZ_DEC_SPARC=y CONFIG_XZ_DEC_BCJ=y # CONFIG_XZ_DEC_TEST is not set CONFIG_DECOMPRESS_GZIP=y CONFIG_DECOMPRESS_BZIP2=y CONFIG_DECOMPRESS_LZMA=y CONFIG_DECOMPRESS_XZ=y CONFIG_DECOMPRESS_LZO=y CONFIG_DECOMPRESS_LZ4=y CONFIG_GENERIC_ALLOCATOR=y CONFIG_REED_SOLOMON=m CONFIG_REED_SOLOMON_ENC8=y CONFIG_REED_SOLOMON_DEC8=y CONFIG_TEXTSEARCH=y CONFIG_TEXTSEARCH_KMP=m CONFIG_TEXTSEARCH_BM=m CONFIG_TEXTSEARCH_FSM=m CONFIG_BTREE=y CONFIG_INTERVAL_TREE=y CONFIG_XARRAY_MULTI=y CONFIG_ASSOCIATIVE_ARRAY=y CONFIG_HAS_IOMEM=y CONFIG_HAS_IOPORT_MAP=y CONFIG_HAS_DMA=y CONFIG_NEED_SG_DMA_LENGTH=y CONFIG_NEED_DMA_MAP_STATE=y CONFIG_ARCH_DMA_ADDR_T_64BIT=y CONFIG_SWIOTLB=y CONFIG_SGL_ALLOC=y CONFIG_IOMMU_HELPER=y CONFIG_CHECK_SIGNATURE=y CONFIG_CPUMASK_OFFSTACK=y CONFIG_CPU_RMAP=y CONFIG_DQL=y CONFIG_GLOB=y # CONFIG_GLOB_SELFTEST is not set CONFIG_NLATTR=y CONFIG_CLZ_TAB=y CONFIG_CORDIC=m # CONFIG_DDR is not set CONFIG_IRQ_POLL=y CONFIG_MPILIB=y CONFIG_SIGNATURE=y CONFIG_OID_REGISTRY=y CONFIG_UCS2_STRING=y CONFIG_FONT_SUPPORT=y # CONFIG_FONTS is not set CONFIG_FONT_8x8=y CONFIG_FONT_8x16=y CONFIG_SG_POOL=y CONFIG_ARCH_HAS_PMEM_API=y CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE=y CONFIG_ARCH_HAS_UACCESS_MCSAFE=y CONFIG_SBITMAP=y CONFIG_PRIME_NUMBERS=m # CONFIG_STRING_SELFTEST is not set # # Kernel hacking # # # printk and dmesg options # CONFIG_PRINTK_TIME=y CONFIG_CONSOLE_LOGLEVEL_DEFAULT=7 CONFIG_CONSOLE_LOGLEVEL_QUIET=4 CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4 CONFIG_BOOT_PRINTK_DELAY=y CONFIG_DYNAMIC_DEBUG=y # # Compile-time checks and compiler options # CONFIG_DEBUG_INFO=y CONFIG_DEBUG_INFO_REDUCED=y # CONFIG_DEBUG_INFO_SPLIT is not set # CONFIG_DEBUG_INFO_DWARF4 is not set # CONFIG_GDB_SCRIPTS is not set CONFIG_ENABLE_MUST_CHECK=y CONFIG_FRAME_WARN=2048 CONFIG_STRIP_ASM_SYMS=y # CONFIG_READABLE_ASM is not set # CONFIG_UNUSED_SYMBOLS is not set # CONFIG_PAGE_OWNER is not set CONFIG_DEBUG_FS=y CONFIG_HEADERS_CHECK=y CONFIG_DEBUG_SECTION_MISMATCH=y CONFIG_SECTION_MISMATCH_WARN_ONLY=y CONFIG_STACK_VALIDATION=y # CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set CONFIG_MAGIC_SYSRQ=y CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1 CONFIG_MAGIC_SYSRQ_SERIAL=y CONFIG_DEBUG_KERNEL=y # # Memory Debugging # # CONFIG_PAGE_EXTENSION is not set # CONFIG_DEBUG_PAGEALLOC is not set # CONFIG_PAGE_POISONING is not set # CONFIG_DEBUG_PAGE_REF is not set CONFIG_DEBUG_RODATA_TEST=y # CONFIG_DEBUG_OBJECTS is not set # CONFIG_SLUB_DEBUG_ON is not set # CONFIG_SLUB_STATS is not set CONFIG_HAVE_DEBUG_KMEMLEAK=y # CONFIG_DEBUG_KMEMLEAK is not set # CONFIG_DEBUG_STACK_USAGE is not set # CONFIG_DEBUG_VM is not set CONFIG_ARCH_HAS_DEBUG_VIRTUAL=y # CONFIG_DEBUG_VIRTUAL is not set CONFIG_DEBUG_MEMORY_INIT=y CONFIG_MEMORY_NOTIFIER_ERROR_INJECT=m # CONFIG_DEBUG_PER_CPU_MAPS is not set CONFIG_HAVE_DEBUG_STACKOVERFLOW=y CONFIG_DEBUG_STACKOVERFLOW=y CONFIG_HAVE_ARCH_KASAN=y CONFIG_CC_HAS_KASAN_GENERIC=y # CONFIG_KASAN is not set CONFIG_ARCH_HAS_KCOV=y CONFIG_CC_HAS_SANCOV_TRACE_PC=y # CONFIG_KCOV is not set CONFIG_DEBUG_SHIRQ=y # # Debug Lockups and Hangs # CONFIG_LOCKUP_DETECTOR=y CONFIG_SOFTLOCKUP_DETECTOR=y # CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0 CONFIG_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HARDLOCKUP_CHECK_TIMESTAMP=y CONFIG_HARDLOCKUP_DETECTOR=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=1 # CONFIG_DETECT_HUNG_TASK is not set # CONFIG_WQ_WATCHDOG is not set CONFIG_PANIC_ON_OOPS=y CONFIG_PANIC_ON_OOPS_VALUE=1 CONFIG_PANIC_TIMEOUT=0 CONFIG_SCHED_DEBUG=y CONFIG_SCHED_INFO=y CONFIG_SCHEDSTATS=y # CONFIG_SCHED_STACK_END_CHECK is not set # CONFIG_DEBUG_TIMEKEEPING is not set # # Lock Debugging (spinlocks, mutexes, etc...) # CONFIG_LOCK_DEBUGGING_SUPPORT=y # CONFIG_PROVE_LOCKING is not set # CONFIG_LOCK_STAT is not set # CONFIG_DEBUG_RT_MUTEXES is not set # CONFIG_DEBUG_SPINLOCK is not set # CONFIG_DEBUG_MUTEXES is not set # CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set # CONFIG_DEBUG_RWSEMS is not set # CONFIG_DEBUG_LOCK_ALLOC is not set CONFIG_DEBUG_ATOMIC_SLEEP=y # CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set CONFIG_LOCK_TORTURE_TEST=m CONFIG_WW_MUTEX_SELFTEST=m CONFIG_STACKTRACE=y # CONFIG_WARN_ALL_UNSEEDED_RANDOM is not set # CONFIG_DEBUG_KOBJECT is not set CONFIG_DEBUG_BUGVERBOSE=y CONFIG_DEBUG_LIST=y # CONFIG_DEBUG_PI_LIST is not set # CONFIG_DEBUG_SG is not set # CONFIG_DEBUG_NOTIFIERS is not set # CONFIG_DEBUG_CREDENTIALS is not set # # RCU Debugging # CONFIG_TORTURE_TEST=m CONFIG_RCU_PERF_TEST=m CONFIG_RCU_TORTURE_TEST=m CONFIG_RCU_CPU_STALL_TIMEOUT=60 # CONFIG_RCU_TRACE is not set # CONFIG_RCU_EQS_DEBUG is not set # CONFIG_DEBUG_WQ_FORCE_RR_CPU is not set # CONFIG_DEBUG_BLOCK_EXT_DEVT is not set # CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set CONFIG_NOTIFIER_ERROR_INJECTION=m CONFIG_PM_NOTIFIER_ERROR_INJECT=m # CONFIG_NETDEV_NOTIFIER_ERROR_INJECT is not set CONFIG_FUNCTION_ERROR_INJECTION=y CONFIG_FAULT_INJECTION=y # CONFIG_FAILSLAB is not set # CONFIG_FAIL_PAGE_ALLOC is not set CONFIG_FAIL_MAKE_REQUEST=y # CONFIG_FAIL_IO_TIMEOUT is not set # CONFIG_FAIL_FUTEX is not set CONFIG_FAULT_INJECTION_DEBUG_FS=y # CONFIG_FAIL_FUNCTION is not set # CONFIG_FAIL_MMC_REQUEST is not set CONFIG_LATENCYTOP=y CONFIG_USER_STACKTRACE_SUPPORT=y CONFIG_NOP_TRACER=y CONFIG_HAVE_FUNCTION_TRACER=y CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y CONFIG_HAVE_DYNAMIC_FTRACE=y CONFIG_HAVE_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y CONFIG_HAVE_SYSCALL_TRACEPOINTS=y CONFIG_HAVE_FENTRY=y CONFIG_HAVE_C_RECORDMCOUNT=y CONFIG_TRACER_MAX_TRACE=y CONFIG_TRACE_CLOCK=y CONFIG_RING_BUFFER=y CONFIG_EVENT_TRACING=y CONFIG_CONTEXT_SWITCH_TRACER=y CONFIG_RING_BUFFER_ALLOW_SWAP=y CONFIG_TRACING=y CONFIG_GENERIC_TRACER=y CONFIG_TRACING_SUPPORT=y CONFIG_FTRACE=y CONFIG_FUNCTION_TRACER=y CONFIG_FUNCTION_GRAPH_TRACER=y # CONFIG_PREEMPTIRQ_EVENTS is not set # CONFIG_IRQSOFF_TRACER is not set CONFIG_SCHED_TRACER=y # CONFIG_HWLAT_TRACER is not set CONFIG_FTRACE_SYSCALLS=y CONFIG_TRACER_SNAPSHOT=y # CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set CONFIG_BRANCH_PROFILE_NONE=y # CONFIG_PROFILE_ANNOTATED_BRANCHES is not set # CONFIG_PROFILE_ALL_BRANCHES is not set CONFIG_STACK_TRACER=y CONFIG_BLK_DEV_IO_TRACE=y CONFIG_KPROBE_EVENTS=y # CONFIG_KPROBE_EVENTS_ON_NOTRACE is not set CONFIG_UPROBE_EVENTS=y CONFIG_BPF_EVENTS=y CONFIG_DYNAMIC_EVENTS=y CONFIG_PROBE_EVENTS=y CONFIG_DYNAMIC_FTRACE=y CONFIG_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_FUNCTION_PROFILER=y # CONFIG_BPF_KPROBE_OVERRIDE is not set CONFIG_FTRACE_MCOUNT_RECORD=y # CONFIG_FTRACE_STARTUP_TEST is not set # CONFIG_MMIOTRACE is not set CONFIG_TRACING_MAP=y CONFIG_HIST_TRIGGERS=y # CONFIG_TRACEPOINT_BENCHMARK is not set CONFIG_RING_BUFFER_BENCHMARK=m # CONFIG_RING_BUFFER_STARTUP_TEST is not set # CONFIG_PREEMPTIRQ_DELAY_TEST is not set # CONFIG_TRACE_EVAL_MAP_FILE is not set CONFIG_TRACING_EVENTS_GPIO=y CONFIG_PROVIDE_OHCI1394_DMA_INIT=y # CONFIG_DMA_API_DEBUG is not set CONFIG_RUNTIME_TESTING_MENU=y CONFIG_LKDTM=m # CONFIG_TEST_LIST_SORT is not set # CONFIG_TEST_SORT is not set # CONFIG_KPROBES_SANITY_TEST is not set # CONFIG_BACKTRACE_SELF_TEST is not set CONFIG_RBTREE_TEST=m CONFIG_INTERVAL_TREE_TEST=m CONFIG_PERCPU_TEST=m CONFIG_ATOMIC64_SELFTEST=y CONFIG_ASYNC_RAID6_TEST=m # CONFIG_TEST_HEXDUMP is not set # CONFIG_TEST_STRING_HELPERS is not set CONFIG_TEST_KSTRTOX=m CONFIG_TEST_PRINTF=m CONFIG_TEST_BITMAP=m # CONFIG_TEST_BITFIELD is not set # CONFIG_TEST_UUID is not set # CONFIG_TEST_XARRAY is not set # CONFIG_TEST_OVERFLOW is not set # CONFIG_TEST_RHASHTABLE is not set # CONFIG_TEST_HASH is not set # CONFIG_TEST_IDA is not set CONFIG_TEST_LKM=m CONFIG_TEST_USER_COPY=m CONFIG_TEST_BPF=m # CONFIG_FIND_BIT_BENCHMARK is not set CONFIG_TEST_FIRMWARE=m CONFIG_TEST_SYSCTL=m CONFIG_TEST_UDELAY=m CONFIG_TEST_STATIC_KEYS=m CONFIG_TEST_KMOD=m # CONFIG_TEST_MEMCAT_P is not set # CONFIG_MEMTEST is not set # CONFIG_BUG_ON_DATA_CORRUPTION is not set # CONFIG_SAMPLES is not set CONFIG_HAVE_ARCH_KGDB=y # CONFIG_KGDB is not set CONFIG_ARCH_HAS_UBSAN_SANITIZE_ALL=y # CONFIG_UBSAN is not set CONFIG_ARCH_HAS_DEVMEM_IS_ALLOWED=y CONFIG_STRICT_DEVMEM=y # CONFIG_IO_STRICT_DEVMEM is not set CONFIG_TRACE_IRQFLAGS_SUPPORT=y CONFIG_EARLY_PRINTK_USB=y CONFIG_X86_VERBOSE_BOOTUP=y CONFIG_EARLY_PRINTK=y CONFIG_EARLY_PRINTK_DBGP=y # CONFIG_EARLY_PRINTK_EFI is not set # CONFIG_EARLY_PRINTK_USB_XDBC is not set # CONFIG_X86_PTDUMP is not set # CONFIG_EFI_PGT_DUMP is not set # CONFIG_DEBUG_WX is not set CONFIG_DOUBLEFAULT=y # CONFIG_DEBUG_TLBFLUSH is not set # CONFIG_IOMMU_DEBUG is not set CONFIG_HAVE_MMIOTRACE_SUPPORT=y CONFIG_X86_DECODER_SELFTEST=y CONFIG_IO_DELAY_TYPE_0X80=0 CONFIG_IO_DELAY_TYPE_0XED=1 CONFIG_IO_DELAY_TYPE_UDELAY=2 CONFIG_IO_DELAY_TYPE_NONE=3 CONFIG_IO_DELAY_0X80=y # CONFIG_IO_DELAY_0XED is not set # CONFIG_IO_DELAY_UDELAY is not set # CONFIG_IO_DELAY_NONE is not set CONFIG_DEFAULT_IO_DELAY_TYPE=0 CONFIG_DEBUG_BOOT_PARAMS=y # CONFIG_CPA_DEBUG is not set CONFIG_OPTIMIZE_INLINING=y # CONFIG_DEBUG_ENTRY is not set # CONFIG_DEBUG_NMI_SELFTEST is not set CONFIG_X86_DEBUG_FPU=y # CONFIG_PUNIT_ATOM_DEBUG is not set CONFIG_UNWINDER_ORC=y # CONFIG_UNWINDER_FRAME_POINTER is not set # CONFIG_UNWINDER_GUESS is not set --SWTRyWv/ijrBap1m Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=job-script #!/bin/sh export_top_env() { export suite='kernel_selftests' export testcase='kernel_selftests' export category='functional' export need_memory='2G' export need_cpu=2 export kernel_cmdline='erst_disable' export job_origin='/lkp/lkp/.src-20190216-121343/allot/cyclic:vm:linux-devel:devel-hourly/vm-snb-4G/kernel_selftests.yaml' export queue_cmdline_keys='branch commit' export queue='bisect' export testbox='vm-snb-4G-105' export tbox_group='vm-snb-4G' export submit_id='5c694ca50b9a930c6f8a0b2b' export job_file='/lkp/jobs/scheduled/vm-snb-4G-105/kernel_selftests-kselftests-03-debian-x86_64-2018-04-03.cgz-60b119cae-20190217-68719-1rhkvkj-1.yaml' export id='4ba94d7adae995cf4b720176c73859d3c5d7295a' export queuer_version='/lkp/lkp/.src-20190216-121343' export need_kernel_headers=true export need_kernel_selftests=true export need_kconfig='CONFIG_RUNTIME_TESTING_MENU=y CONFIG_TEST_FIRMWARE CONFIG_TEST_USER_COPY CONFIG_MEMORY_NOTIFIER_ERROR_INJECT CONFIG_MEMORY_HOTPLUG_SPARSE=y CONFIG_NOTIFIER_ERROR_INJECTION CONFIG_FTRACE=y CONFIG_TEST_BITMAP CONFIG_TEST_PRINTF CONFIG_TEST_STATIC_KEYS CONFIG_BPF_SYSCALL=y CONFIG_NET_CLS_BPF=m CONFIG_BPF_EVENTS=y CONFIG_TEST_BPF=m CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y CONFIG_HIST_TRIGGERS=y CONFIG_EMBEDDED=y CONFIG_GPIO_MOCKUP=y CONFIG_USERFAULTFD=y CONFIG_SYNC_FILE=y CONFIG_SW_SYNC=y CONFIG_MISC_FILESYSTEMS=y CONFIG_PSTORE=y CONFIG_PSTORE_PMSG=y CONFIG_PSTORE_CONSOLE=y CONFIG_PSTORE_RAM=m CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y CONFIG_EXPERT=y CONFIG_CHECKPOINT_RESTORE=y CONFIG_EFIVAR_FS CONFIG_TEST_KMOD=m CONFIG_TEST_LKM=m CONFIG_XFS_FS=m CONFIG_TUN=m CONFIG_BTRFS_FS=m CONFIG_TEST_SYSCTL=m CONFIG_BPF_STREAM_PARSER=y CONFIG_CGROUP_BPF=y CONFIG_IPV6_MULTIPLE_TABLES=y CONFIG_NET_L3_MASTER_DEV=y CONFIG_NET_VRF=y CONFIG_NET_FOU=m CONFIG_NET_FOU_IP_TUNNELS=y CONFIG_MACSEC=y CONFIG_X86_INTEL_MPX=y CONFIG_RC_LOOPBACK CONFIG_IPV6_SEG6_LWTUNNEL=y CONFIG_LWTUNNEL=y CONFIG_WW_MUTEX_SELFTEST=m CONFIG_DRM_DEBUG_SELFTEST=m CONFIG_KVM_GUEST=y' export commit='60b119cae86ecb300fa50fd107122e3568156991' export ssh_base_port=23032 export kconfig='x86_64-rhel-7.2' export compiler='gcc-7' export rootfs='debian-x86_64-2018-04-03.cgz' export enqueue_time='2019-02-17 19:59:33 +0800' export _id='5c694ca50b9a930c6f8a0b2c' export _rt='/result/kernel_selftests/kselftests-03/vm-snb-4G/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991' export user='lkp' export head_commit='558dd67ee7ace40296eb150281fdcf587331d111' export base_commit='f17b5f06cb92ef2250513a1e154c47b78df07d40' export branch='linux-devel/devel-hourly-2019021706' export result_root='/result/kernel_selftests/kselftests-03/vm-snb-4G/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/3' export scheduler_version='/lkp/lkp/.src-20190216-121343' export LKP_SERVER='inn' export max_uptime=3600 export initrd='/osimage/debian/debian-x86_64-2018-04-03.cgz' export bootloader_append='root=/dev/ram0 user=lkp job=/lkp/jobs/scheduled/vm-snb-4G-105/kernel_selftests-kselftests-03-debian-x86_64-2018-04-03.cgz-60b119cae-20190217-68719-1rhkvkj-1.yaml ARCH=x86_64 kconfig=x86_64-rhel-7.2 branch=linux-devel/devel-hourly-2019021706 commit=60b119cae86ecb300fa50fd107122e3568156991 BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/vmlinuz-5.0.0-rc1-00001-g60b119c erst_disable max_uptime=3600 RESULT_ROOT=/result/kernel_selftests/kselftests-03/vm-snb-4G/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/3 LKP_SERVER=inn debug apic=debug sysrq_always_enabled rcupdate.rcu_cpu_stall_timeout=100 net.ifnames=0 printk.devkmsg=on panic=-1 softlockup_panic=1 nmi_watchdog=panic oops=panic load_ramdisk=2 prompt_ramdisk=0 drbd.minor_count=8 systemd.log_level=err ignore_loglevel console=tty0 earlyprintk=ttyS0,115200 console=ttyS0,115200 vga=normal rw' export modules_initrd='/pkg/linux/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/modules.cgz' export bm_initrd='/osimage/deps/debian-x86_64-2018-04-03.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/lkp_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/kernel_selftests_2018-12-12.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/kernel_selftests-x86_64-f5d582777bcb_2018-12-12.cgz' export linux_headers_initrd='/pkg/linux/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/linux-headers.cgz' export linux_selftests_initrd='/pkg/linux/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/linux-selftests.cgz' export lkp_initrd='/lkp/lkp/lkp-x86_64.cgz' export site='inn' export LKP_CGI_PORT=80 export LKP_CIFS_PORT=139 export schedule_notify_address= export model='qemu-system-x86_64 -enable-kvm -cpu SandyBridge' export nr_cpu=2 export memory='4G' export hdd_partitions='/dev/vda /dev/vdb /dev/vdc /dev/vdd /dev/vde /dev/vdf' export swap_partitions='/dev/vdg' export vm_tbox_group='vm-snb-4G' export nr_vm=56 export vm_base_id=1001 export kernel='/pkg/linux/x86_64-rhel-7.2/gcc-7/60b119cae86ecb300fa50fd107122e3568156991/vmlinuz-5.0.0-rc1-00001-g60b119c' export dequeue_time='2019-02-17 20:18:36 +0800' export job_initrd='/lkp/jobs/scheduled/vm-snb-4G-105/kernel_selftests-kselftests-03-debian-x86_64-2018-04-03.cgz-60b119cae-20190217-68719-1rhkvkj-1.cgz' [ -n "$LKP_SRC" ] || export LKP_SRC=/lkp/${user:-lkp}/src } run_job() { echo $$ > $TMP/run-job.pid . $LKP_SRC/lib/http.sh . $LKP_SRC/lib/job.sh . $LKP_SRC/lib/env.sh export_top_env run_monitor $LKP_SRC/monitors/wrapper kmsg run_monitor $LKP_SRC/monitors/wrapper heartbeat run_monitor $LKP_SRC/monitors/wrapper meminfo run_monitor $LKP_SRC/monitors/wrapper oom-killer run_monitor $LKP_SRC/monitors/plain/watchdog run_test group='kselftests-03' $LKP_SRC/tests/wrapper kernel_selftests } extract_stats() { export stats_part_begin= export stats_part_end= $LKP_SRC/stats/wrapper kernel_selftests $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper meminfo $LKP_SRC/stats/wrapper time kernel_selftests.time $LKP_SRC/stats/wrapper time $LKP_SRC/stats/wrapper dmesg $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper stderr $LKP_SRC/stats/wrapper last_state } "$@" --SWTRyWv/ijrBap1m Content-Type: application/x-xz Content-Disposition: attachment; filename="dmesg.xz" Content-Transfer-Encoding: base64 /Td6WFoAAATm1rRGAgAhARYAAAB0L+Wj421/jQ1dADKYSqt8kKSEWvAZo7Ydv/tz/AJuxJZ5 vBF30b/zsUFOhv9TudZULcPnnyAaraV0UdmWBL/0Qq2x8RyxDtkd8eDlFp664TyRWk15adee FsGoNV0CFcUhdzRTXPevHYdBUb7TpDtgTQuxFYYNfXgOy5Nyuklp6StIH6/WeOZ1oedV71x1 FO4HNNhqjT4N7LBh3P7dnPXAVcKNPV60+CKUuBh3C2D2YA6JdlIe7oiazz8A4U4R9to8YNHV sslDVokhHEx7UlhfbqrbLEwW7dDs7UvhDSo8Z5Qb1SiebzRTgqwZWpfkosKuQk9wGRFXibUQ vEmHFrcEtBrHWUynDb879iPMqodswfC4ZPW6Q/ykTH+YLQAUzj+fEPThCazBhwVa/skLIDpG Qpti1zgNW3sFgHO6fjVCr8tzAw7xxIk3IlfmkWc/In3UYOvSTVayJF9HRxqymlJ7sVnpCEGc G+SOAHM2ot6iMJGrUxZtJG11551F2xVOIR4jv60MU/FGE2zpTu2012T5xvnMA4YhJBSfS0y8 3n4Hsb5Qjl0D+0HQLGctT3kf4kuhRZZoJSlR3BZi4dHkEsDWQpFBc/+1wO0iEJE/2XyVqeZi G0d9aSHALOk1Bf0pD0P2zne8kIQw+HkIzs3o/nfK4SLKqsyfNmZKB+WvdrK1IKcOHpDRihUk Q5yqRkLL7GHNFovljS6FYgWACRff1pb+ETiiWO8ejspk+Yj4Y10Q0jqz9VZJEBmWGPpe3uj2 QOYutgX6YahyoIK7zld+foYAdb2jj47t/0rKW6we1/C2dBhgL2WtNLPbvfpoB27YaE4pcD3e 1NDG68YzplA2rMDhAsI+1zKfjBwRAI+xboQk93ILdIQj+s29Aqf1w403s+uIdIlT30X/sdvE FJW65JSBMsJivEvle8OWtSphqOV6+sx8k3bMAT2M/+r8sJdq19aQcifHO6c4W/u4LnENEH92 UhS22j9gbPGd7V4ClCyLp510lMoehrVNliJ/KKvNvWrFy4Mvhqsv4R8Hg8hZt/lZhzAqowbS t3Muh7c2xOju7PNNoWnrD3yyFErVJTm06WyuA1ZNK8iwjCleNQIVdpbYJh2PA0VtYPrCN6W/ FmALt4NI9FcBPRVli+3H3JDY/7FoqK6VSFwvM8d+YUEY0Fz1SZTCCm/8iS62wj9F+mA7eLDE 46Ni27wBpg2Dt267c9+CdXtEeo4AtiTfEKmTF3LC8SUzG/ytyac2P/U+XGlfHBzMwMkCjwTP KJ7Hm5LFJeUXZ2AgpfBdcqn7byjqpoFcZ01+o4r2LULQB6MAQ78gRVmDpgSU0bSD/vM5T2XZ bW/H4DB8eOGesQwaUHQRmrkSxmRN3+TF5NZYyKEmYBftnJ7Ff/xJSMni/kbBCiHwWaVI3VTu DDsKk67em12uWLG1pNP5+OgcCU/jGxZkdpx35c4qz138TUBvcz2BqIGwcRizLVWCV7tcg8GJ y52ZwsCqS1LiEPRqVs91QskSZBKU54sxl/4WIVkgP7nAyIbNpYQert442LgDeAo6xm6tqfMM Qp0xeWgeMyLkFxtcUxRfJQThuu6VX5bRkAho9p9e4xLbcDdVung6D7gGZAA9Azf6rdDOd6Ej mBDq0+vALDtTlDzgpj5Us8uOpZFOWT/z1OPUZKyTQWV3i8nYERoGdkBjnlYx4Er8+K8RyFWF b8j4th/o/x1fncFlg7e2yOvqk8y33k4Ulh+tgXqiNv99neV/ifVvDWQOBv8lwfb2dJXHX+X9 6yFY0bjQFOHd4SOvu4LJUwtu6a8XQx4lPd20iDNPxmGhEXezhv722cLTp/Mc8cdr7agDAcOK RQvXO1TpZj4a3OHX5xRhhEuIha+Xax7/sEpQ96G4EBcC2/yRZE06Swmb3ApKDQwt1cRbd6NO cDy/vzTG6x1JSOqW4BmR98LbFM3dkJc5jEzvq4U5nAcln7YPKnq5d3EGL1a3mcbONi+xqvp5 5I3WfKfvOP83gz/iFVY+kCUgZ/1fNT3i90zU2DIq5K6SEPL2L3KIS8gxlG2i5nA0/8rNoWxK QvPK+uqV0VsVit6dMD5dNHYY507hbxXmu+UyYOJJ/usGNjqUOYOA8Va9uyag4a7Q8/xcSSX8 tOS60/tdt/O0kmYLLEcxcCIMnNA5aZqBXe92DrjITj7A4g7wuSQr5KV8H1FTf7gJgCwewLV3 ZHfRqLXlNuw+1XPekJoCbFcWg01DE/RHt+JbfUY3pdcO6QIErXChYwuI3TFoBRoyuKPl6cpO cgw6wVS47fFYQAp61yr2nye/xePLnorX4+pzpt2b6rMS5DSE9Zk1l/JLkQuasaWo1pIqvr+b g+WL0mGZMex7DO+abys4OvdYIrDz2KW9iq135Ta4PZZY3jaS2j100GQlJE2V5+yRIM6ukPZf r9HRmeNFedn9nAGIW2i75uKoox5PFevYByvm8Oa3Sjn5HSxOlcS0ZL1V/zZnWsxbBHUg2L70 vwauF10ybFXXD+HuzZwZT4aB8oU2rVLK7mLsmY+8azSd0FYqTrkPpM2lkoddrkZoiXKyA7iF Lo99Yl9R+o+e/YbHjp6el3Qp2BSvx2P0Qk3mUACibv/HKsRdwf4T3L654fx+v+DgRSZsLA8y 52Edke6cNxTFByhE617EsWR7nkoB8W2nbStsOPwzl60oX9edmUDgiPWpDW1+Iv1XsJelarBO 3qfVGrr2Wdi7yPUbfBp9kGr1TpsA9Fe6V6HxP4D6KNV4vRdDsXiAnihOsUJWeb2KAjlE3Wi5 ENDN0X2pDn6melSPMOVfTAqVk9euosHgPvNs9snxqKGlg4YaHjvX8/EtATI58R1q8MzFjtq1 ci0BcR2OKVqvXsrq7nSQIWx1HZ2NfxatVr4jmugVcFhQiGM/HtmsK89B3794XEpBSQsAag/w xhGtqhAdb2UGXkdj2+dOVzFLq6YCXYRknINdJWlPdjNrPPqc1o6UeadKOme9PMHIstVLvQTm 4SHbCxjtjw3pvOf0WuwMNiByLg62qyvw0kNPuB1rqNFcQE9QUIXLzJj4mm8EHK12Zfv0wnLJ 9ZrGaQyQxJOlQNMGWUa1Xuz/tBEes3ylBAbVS9CiDgeo/gHO6ZYhvDyNoA1PywIX7jPEbGFp F/SKjv90pEk7l2qkotIy4/r9X4iNdqutIpmAUAckBp9onF1T3kwiKVMl76w6N81X1w/U6scB v6lIP5XbXuP7v2y5uoXuDZLz9YQqYrSkBnp71ikWCwswFbGCQockvlu8t7Bz2HHYoaCAkZmX FtEoT+k6QoK+LwW/3FILVjp8yYs1fXXlM+NRRd0w/eqAkqYqEDPUUprXiU1uGA8888tA3cyK 0BIGZ0VN7k/kUDsolYUzNEDIkUr6wla8Qg0b7o7/MkafOa6EEfgt0sdDwqPf7rUbHQ9m32VE 5IN8061YmoSszBRXKI+nK64ttXMCX5eY2MzO4gZN3mZkSUVu4mXxpnNnqIh0xUJ99J+7oFEx xu2dirgzZbqCB8FuehxcYB7TATd7vkYv7BkLG9chM2uSAnRaoiVF04ZfdRdx/9dwxV64SHLG 6Z7rb8D3Z/Db+6Tm2jyNXrVtQoY1sQCrfJ9UhLBAwWR4JziBMhRPKH17QPaxDwzOlfx2X4NL 8fXdoYfebETTSlqfqJhV970xAww+SUKTq/Cbq27m7RWp6l3+NL2BKQX1TokylX4H6YZvnFrx I+SDifrFG1+rxxSZKqNjtZONMj1y9KAPfk/e56zT8y9Jtn79CVnSKYYGaaQlQEzGM3iQ+TnJ xyxxSuNB5rsRjJyJvqesBG8Ld+iNhYpQsVmB/c2LWz760zdNwzzUvGG3B5PK4OdJx7rxJK7Q 19lIR+mLuWjiAV+Mef1+c7UPPFcFW8O2yupN1as/yk4sAB42mQDeE4GzQ2xIJvcCbfPyU1aB DRCQ/J+YjMEi4tqF6AIa5bPE9iZECThT/DHSA0QhL87ksGhIUCjYLE8ffwCBQGsbHZTd6xmC AyacFLiDDNrlbre49E8D7Rh/q6gEVjDf5F+ChCmLomNEemmLsy62xFn/pKeiXiWghznh499C 5/a7AzHUfBpn/Jx7WHCgpAprsQ7CMEvqkAO18OLVXp5s5PnMXeGuoHd8u8zvi26/F+C8syhB HtnCrj2NZcgIZH/PHOBjkXRT8iQGfR9W910bPx3qWYVV0MDFtyY/3ulNlYt8bX1UmnexXHSd rMKiPK2JZqwEuchsIPFgsvGj6MleukaR/tSApayvUJQKsg/X8/i1D5gpNRon72T6zXMQ615e qgwL/G828Jm/zwm4Zcl0msigexLinZWqd2vZ4Es6iEPDt0qBhWDxiu6Z2APieWrR6a8KWpLD Zhafv95VSCpcusXeyLVEmcDv+HsE3Me2WlYx+U8ZBgI12yWYyDzulYJrcHzNT2J3u2e+jFuo FAgqcl4YZLq1/VTQKXjKpHBu4N7d0Fw1VckaEv20aheTL7Rn99V/zmekOKVYSzn4/W8VScT9 +GtVy3qDf6aT9385Ty8stUZY9uc+oRusGSmKLwEkz0jWgVgoXlqSJavK+fjHwqbJBUEIlvw5 1FTMBv85IlIJbaql96cWMLz2I3y9P5VXEoWNPcN7G3tT454bSBz5x/pVxM3nRKT1eA42Mdn6 uHlA646v9ouRldXaXknTM/X7H4td2j6pLmAxWlV6GOfTtknMmNpDO9d8oXvHCjiIFgn72Hm5 rbqbjeayKC3dfRFVSsKCvOu7LYglf73BpfLKGUY16l3sVsrWEnWH07GhKrIaAbL6fAivQ+Yu j7st3NAv9F5ligYQkmym3bqh4/ccFybwG9W3TtX+SYiC++BLyLef+6BpC5NnFAVt9cUTu9D1 JD0leHjhEuizKWVZ8mCn7bZaOAjLm7WeHNSgDmEZMvzmVTMmm56fI3p++UsawlNdGIXFJ9/k jTAQSJcd4syt6v77wDG4WVvAhMRfCaJt3vmPd29kM1cSoSzrcQq/uDpN0WTm3QmG6KWLQBhF 1a+mwczdOUI1CsRjibZ6uCe/SRAvIO4CfTNNURXYMRCVM94qN5Qy9sDDs8xPcG1dOGRzqW30 1Atje6kcCgREb/BwKteGhptWLyMiCAchjB6K6MGWlTaUs7fA5ivVqE8nDb4hzBRih8kJjnB3 bkB9rGjKkKYGoG4e/MFQdZGWExlMs9UQlB73g84gy7ehoJgy2WmnpNK7TFndt3Lw/L/KZ5UP gTgL2ad4CIBFEJYaL5lWyoD3aUyZ7RF3NnyUTkHDF2zcQ9oYhE/iYSONu98ZCdxM517jQ43s goBybLUguOZCCbuJBeMkMp2pFJFEIQ5LsSI78Q9tsIKAwWokDxFVCzfcXaKkJXZfPm0I2qiU 5GvJLGjJUx73bR42Y0lmkWJuVY+AaOs4GUsCq8OELIb29y1NBrBipA7pDwVhBKu0+91u3MMt ojqaoiM9X84cOtFRghmZCb2uRqk5x/9Ai7uO/mnoizeWKKjo+vPZjnh3JpZE/4W+VMc8SHHw WE2+r/NL0DeN1uiqZ8idq95ci7879CJKlJlCKwHYVi9PwtcMk7IbVdwVHebXCP+OvLk2tWpe sLdpzTMUQtKbTx5C5dsvSIDPdNxoottS5sUyo8WTRAx/kze4fY0eORV1WRirFBZKHSy/0+CW EekyWQ3nPORLnPXLP0Ytne/XJA/PysZAhe6sXqXvC5mxhkXutyiEVQSpCZCdOglYruRIW1v8 Iozj+cTmAaoDJOx6dmot/6d8imVIFnQh82KYCsZYKm73iAqBdBvSwIMdXnRrJ2zzzTwzjA4b ouFa/R0jWLhKpBxkdV0crTTeG9g3pRmTIr2NgxK7hk5WrleTaOhC8CFbjoJE7GYSLurlSvSq ZRBPnSke3de7TL3bIEL09idaijd+0FKsJDYhH51/m7rXtIOpmUIgfr083aDNFraDpAErewbS sN1Je7sOfeTxCUTWRnuJ6beI0w3/AA5uRL+Z95StOo3uMxmIS4+D/eR8X29ceiaJPjLDGxLy fY6ynxEfQ+G9db+GDdCJseNzTBJua75Phgrw59E2AbTiMfNoWZJkgiftax9It+Qa6RFS110s at3hpP7qjApdzaJy/AfuPQfE4rJCROqZ4+SVyPqg//d2y7ZubB20P45pWe7gvoEV4FOsiw3U R3gAcY+z9TyINGvXXmLzVrKcLXzKm0XJlhio0LNGsi3zZZ5tEJdDei+B41steBqD4Qc9sBWn vBOx1TZywYFYqTJ6ETEPpoCHbkaf9kvH4IUBTNNw+dDpbjr5OPLKlRYCUglyQJB4fnPawK86 FyHGFf7wEGH2C7cb46TPQe43OvYLYgmneEDcIGnWVrErP7gIAAjZf2sKo8vHCAAGCiZYG3UY L10iGWKJ6pcCUEV7RaUoj1L4s/ugIcwNLB72hb2gFvaI66gor1qHo4TpmEDz5Zc3NnEWTn+A IA+8KfJsDbRIM/U9eWlBVpGpv7kTd/9WzAKaEa0az/LpXqsyOFZo+VvQKEDFYdP+xe1o3l6w waNLQGHDw59lKXcfsB/Pi7x+SulYgEg6lgKjI3jcQyAJH0mtMzOGIu18M8ecJUFfqtd3+Aee Ee/1AYydykQFOkXSet8Gn0luStz8qA0dcSwaxwc6jMlnNvEeS5d4UjBRmXL2cl+QB3F81dSj KXWv1B39Oxc+FM+fNB4qnx/9NOnpC98vmeAp/B/ta+vs7DjMsjqduV9d54U0liPiFlEO+ya5 WYaZFvMoGt5GrLJFri7WLkKq1GxSnW/GQ6widTP2Vi3cEO59mLtG12ZOA+i5V0M8j1x6zkoa mknBbk6FV7Cx4rNaa9W8eLjHC5EAqmnKsrxZ0eH3+2iP+uR2SMHMpUC7UVz2WRqRjo6GQ6D5 CIR5Ta2SQFCFhho6s2xOezQ4AEaGcZtNT4xkc5/909z1g9M/zpV2/MMZ2Qx5gFVQqlHgA0gL mgXrmX7r3z+3UWgW9K1S4SjuNRA69VgMyE2n/6QYRb7Iere+XijcqR6K9xhDgVeCO09qUVfv /+kDowwac1SxJx+Dulwq7QE74pkNw7IRNf1iGffRpGKjOrCTx5AWbLuJI5veF2yoWU0uwOb2 6k5/DTqA3jF+jBIoq50IQSrYLfif3Ok1Hdr8m2J7D9nX0gjpsAZo0ImYPRn7pLPLuGeRtSQH sw0VV0JnSuAr+u0PPsi9a+P0dxh8KZI/sDY+1ouf1wQW/Ha0dAvuVNgiW0iZc3KkgKBYLJ6s 12oKUq9kbLL+dGP0g7iA5IEAl1icuXLfbIFU5m+CjcCHNdtAnqUyXGy0Z1tViM0Ek+0C/fyq LvYDw4XorL2U4Ew+g2JLNrtpJYw6YZUE5FSZJbHNkNITgFvWZmWhw7m4qNh2ceirEZO7TTXD etGjLFOy1NsBmS2WgjBfC21ZJv6hIhc3UobYGG3U1XB8arXgQa+BcQMrW1XqoQ6+CiBUxbAE 9YPCgIZ8I0z6yMl2rZLCkXtM4vFUQonkCSEK6bluxTdv6i4z2MLfXsZwI4DyiL1LIE80fKGx XcPIuzGQMnDlb3tc9S2KGmIB6LpHYo05DMKekt4DJfDma+73BimYOhP//tXLNHWQRytSDzy3 +1Nh99P0/7zlxeQK7dAsZrdAU02pSnxEEW5l9xKd2PqqIroK9fuy6QlY0bf2NyCgi8mBe7rM Bdb886FTUMatwZvmErRf3iv5rIDOyiHHSaJg6s+o3K0a4Lwts9XmMuux2Cfh4zCd42UIWWlr npwvzie7d19e0ZkCqqkA/sBfQtn8lpebjDtbN3R0PKQE/6SxnNuzTyvifhFymlfUBeNp2ReV IxgT9rPpjNBbOlBvTM6ZMp1fMQon+SpT0C/ViynciOiZi7NwUiXYV8oXPHBotseGVrYBmToZ liB79jvmDxSvZ7PBfjElhbZ5Okhd7gapHhSZM1pbBFG4cSWuJeu0PNiYK8Hsc5OnsqPfDXJP lPrqfyzJ4LPaG5XgzkVk7x7jnIGE6ifnysQVIQoBYDqsI/gHPzB44qvWUKvhAipKEjICa+33 Yl3D8nGKbfPKmd0T+GiFeYeO9J87Nty255cr8qRfZlywwuyHptI6cRNY5kcgewYbAShMIBs1 C4wYFwX4yvs9eeUd+RyUUhUGEGDiCpGWkUT9tmP2HaRxGvFw1ZyJxKlQhJ6z9hEXcCXiPCFV MvatzaxHjI+RGHB4474z7ZT8SVbVjh/oFyKR2f4B9PN7rrUIBcMwVAVmBoEa5bhOlG6LHFmP RH548aMxVL5BvArwn4OirnU8GrgzLJW1gc4WwENjLZntkvmMgpeaCO6NdBSaMiOuBG6fBs9B q/4uLo4Ca4eZfDU2LkUWCvZ9H110O1aO+6/AIWYg8ZDcr+yLL1UiB0wehwcIPeLTiJBZx+7t 2a42eeJu9we6zJtAoShnKg0apkGSDIGdJxKj6W1O4NlwCv57SIm9yPGQETdbgElHddVweHtd mC6TxQUOSAz22D3/ttLy3CwMiaud4Jspu2iYjYAPcHgWf7aq1Xfhi6xETPbLOzZZTDF9kG1k bDUgcn5VAe7Jkg6uw0oDgz2GYMk2+8tbQOlZg4sMv2RXKwUq/09WHc/q1kLiTPs1/4Dw75gQ NbKdqfq2cyrDa8OKon8rSY8wRrrNEp3eWVWTVCL6zvc7fkU7j2V7ViBeGTukvYO7O8QFqaGA uTcC23woSL1reS98U/WzfYio6xVlnCi+oNTLpdykmKSVoUnl/XHdBEGaq0qPZa/aDxL65DDJ zX3skn90+b8tYWybslvltnoOJgSSIXrbRFJdzwIKmFrTzg6LFKkxrcVyBj/EABRg7+Z0E8ch 4O54pefrPXgmnOkSqsNVyBxuf/Z2Al3GAW7fOlayJGIvM5MCOaKPRVXvLJ8rS9qDJV3eK0am B6LaI51lcbBUgV+t6M5Wp0Cz0frUp/oi0d0FSBX+uUPQUOzkuYDeZt0D+t/nbp0GxV+3VEmb HeS1+8yEtWuHlNRJ8r8ytQh3UZ9WmDe4vTZ0JAzseC8MLU1sZF1hAHYtubTaXQTkrt5FHgCk 9YjaHpf6+rAlyjl1EJPw8xkrwp6iLU164zaGrCpZPuP1123S9iQDQvcqCGYy7WVVdpecDFM+ whJ5+kvkEtPiFWDWwbMJeXTLbOgwa/Zn37G5LqQ4IWaR6UJfQllcCu3sN8KGo2ui+nbWayJn LBjvCG/3CS7DyLYX3TFCNRO0vOYmbFa9/+Jq9H2IF477D3xEtlQuAWhAayIzcKfOocvZ8vu0 Q3SX+ejijSZM/PIy6oK6yTPnsyMD8LQF81eM4pTFyGIwnjO7zRw/O1A5Nwyx5i+aptylky7Z M88hY4idSAMBaGedGWm0/r6FoHADWojO77FxsB7yVThHdi6KfPuWAJz/D1xwFMT4Jnu/P5V5 beD/dAuIOU+MeaUlsBEZki4j8OrlqdBOZ+ljwcnjFzS0bELvu/0UtdcF7CBhQqRndTwYgp5d 1+cuwnpSvIrxmeaZOJivMJdjAgjLu+3YtDPNDoSgRumX5nXp5EEPAEwu8Sv6tKrJiAEhg/v0 14w2OrWxMzXApazciMVH/kjBuInb5+xMsD2j2HCizByeUiXeiePOqZA1FzS964thgI/5GXzU iGPa7aCls9E3gB2K8XgKtA/69WRwl4SEhKWvIosuLJwdnfIz/2rhYYrk/RvyrODi8GuHnagA W2LuPG/pUe8ey4TOBTRG/gjXD8rWDHT6n1bpDFv5pdNIzXBXh/9hiWsY1dLeKHiJFPUocx3N Fe1ZBIrtO9dFH8fu5VedRLHTPzV7XiidRWPIm30s1RdTb7C0SluUQ0uV9nnHJdULVFtsAJbp OLLBeZtHK6UrTcAKH6hi56gl9YoqxV83FOsDYwbRq3vcC4KGJRLhyBbs/CtXUe2NFYwXsfod 3Y2nCAP1c8meDcN7EyYUvZZ8XjAYCq3+vUHF1tR4f7+EsZ1Lxy+3Fg69pAfuY1ZgNAEqs7dD FqrTsKmtt4SWO99cCLYToxqXnZOu9J8KVLYMobXDCm8OI2WMqQxsW4/pufKrm0Ia2pcftFIq bIgA3GSf7qrMVRVt1OKnIIiBnvgxxRyLZKunygmS7GDNBwbvuIVoia/rGUBsMOMe6dM9+Wmc HFuYmfWt0gp8UlmFBGeS35pu8TYyKz4yg20uifClhW1sRRI3cW6IztpyCbU2LoHADAIxG/5x ExHqBf6I6GYkzLXKIpMiA8+JMfqbWJpXeeJFbrHk3ZKTtC6BhfS3L9Ungb7EIXHqQH6ngpFd mwk2HS3h4vXPbCnSOP18RnrfKl1Nf7XNEspLGRls2fVoLstcidpqtutz1Vvs6ad4Ozj7C0Xk oEiHQ6e7QTtkbsPuyVJFj+BLwUQeu8hfgorcCqfbrRHWcAaCS7/bfycF5rl828lEgcYuQA74 icNdSsFAfGU5h0RPHbgFKBVUbAps1V858/TilhDMu8bgWHS9/QVx1u0Fg5ZpLu+qzqWqTSdd hSLdK61KW6oBAf8hOLL/cl0yGN+NPpkAeqxxAQ8W+SgK0kqP+jPDWwkWXEANcKiNyJQLfSwJ Jg9CgL9+76EUkc/PDSce7lbvHDHGs6Ujpd7gn1a8ne5KwCR592fMdGRF2a564FbjT3xcjqSg x0aquP3Dz+ST7fzaILk5B7EVH7NeoKUTEGnMsC1B/CeOhEsGSSnf3Jkmpk3NNCRNfFRVCsm5 YCNUZTPW1Ss7fDuThGCsZVAI7Kfuw8Ok4fDaYMG2nAY4NzUbN08NuJIoBj8iQv8mIvrwp/lw aoEUUtMw830+8yr3fQKujlAnWDIvVXvyUmYPhX/xNAbf7+zVfyiEFZ8k21GQ43iuEoQ6Phn0 BA1s7NvlNkGvI3Pi0b0J61+fl/KDDsnetK0mS+Lzswn3RU+zHoSlXLLpwV2RK0lhrHSF1QlX Fu9LsvzBa3BHW75YKlA1wobDlEtzD5ueZoHCTNpk1p90zCXBkUWpuhG8hyer1hmMIBpauzPb deIK+KSm5SvkvzBtznoAL9E6AFJojuBht3AHFzSoIHP1RsPRlHUBSxDrNijzlHN6hAYn2lV9 ofDgZuNvAq4ezN+AW1UQIvphz5Ro6eLU4hI8kViuLYnmom5ITg3ifj3DPsSyVIn2msUTwC3k +xiqqXOMwJceAKZiZ8ue6p1mIfeG5VvHK1eLFmy7Qsr9VHtjPXw06hd2WJTBOVnIIRsutcGF d80G/RMsgOR2Mwb8SZ97kc9+RpuHu9mTbCllDZ7ZTiNI3AVmrpuaJ2mbbaY+qDz2LTMBYIOr 1IFuvCe85ANZ0ZVLss7+RH5+1A+0hIrh6RhUJmUXcm7bOlTEyGjf1nneyAzF4b03REIwBgWR MSc9EhcAJZk+KaNXjzieVfVCAcqVXVV/KjzqSxWYsBqxFA4gjw/ZbWHTdd62kGrCxywhUMSy OqZ77Y6ivlllLItsqPnNa3ssJx79YYvZ2N/H8xrNNoT/gjQh3iUyZmR8lrontbBkrYZvwL4e UuSU4m7hIqYAf0qu8/0zMVONxAZZM7VUkQH1V4+3pnSNdJs5mwu/kP2AAG3/zCaEkMmPNMsr 0HOd5Imt3nnD04b0xGMEL/szVvoab6rBfdbChgYBNgUljH8DyAuJWIozJ+bvsAmJq8C7/IiA XNLB6MwhqxkCghjUGlfgs84ZMd9VIYk4pTCKcBeLMjh5DKahAbmZrjQnx5gDqUalQU/l5g+W JtCEYikH5g1qAtT4cF24bWJNRTBj7S3e2FxVoM9mEf84ZSUHXtGGqCvZC3z5ifj70luuk//A bLxR53ZegfdH/A4r2wTnMKaB+sdJZJ0fT42HoajnLwCSyZU68aFQ7Inbq76jKyNvxqjKtLaA aiS8rHmJIVWPzqty8H5oulaa3KC2w6SpKq1etWoWPCUSvL8zyqj82FhOf1jWmhUFvJBLBCZN IPgirAFl1IM6zjPa29kTrE23CM9ip6hoYUgjQ90BGW6oWV5+dsbhamDNSVBufF8OVJ/EEmgK bJcTScehllt3pVVIogHhf7Wij01viR6bIQptSjDgtvjALEnyJ08P+oC6wazPmzwK5mtFeYBF z3iBgn7UEEfWKOyB3wkx7Qzm3cHochQHQ6HMw7aa6e8uiVdJzwV/AnPcUljY6iU+EL354AIu d0+u3jjtG63KiR0GdEB0r1R5RdH3Rv/fbtnnv/yjnLpBWUWArq2LNz5/7uOBQ/zRvDROWpgg FfTESwluwj4FM1cathPErVnoiEerR8mDifBN9LaQhJweFZtKmSvNpvP/AsDI/MCx997hlI54 hxdw6AIRAXuBDXYpwzIyo5oPuzv+K75guy3aLslqCWM3Z4vP2nIPjww8z45/MfIuYPJ5mJwU NOqN9RJFh4QlBYIz6PWH20BmSAHkc6BFMblfJZ1fOMqNrSYlQeffPpQ1RI9IibRwV74sPQ4R /x32N7wccDzgWvZFKzPlKWiFqv1Pd5gglS9DiVHe/Tanm74wf0yYfVaYrtAkf9Y/ae/VSC9x XgcHP0GCCZ55MY+JNE+2dDH/VssE9NmnnY6mMoGukpPIfUvaxryCWBYU0nWOZ2MUgfrYClo5 dLY937Nf6BVFsWyyMNHB6Hi31NOKKv6T+3wLrH8tSs9XxUONvDKxzt6fl8ccl7m1hKRI5E3R oZz9rL+xV/wYehbn14Y/tpAzYi2apFlQ0J/RaaWYpBk9xVo2W30HGzqNsKM4DbC90H0b5+0y caRCfQ4tnQIrSpsXT31iKK0H5ujEO491nW40ROLIuCv5TzmXmtVOjj3+B2Pwlua9vUgTElaw rHD10ahRV6gD008TF9AOaTGXpTLMFoEEgQJ821Tv6SrU/Tm+P7aq9eT3DaeFRApexu/K8NR8 AQIGp6xtIyza1QU3jCFPnJ0HPigHmBo+Ap9VYA1wt0TOnJpL/uvr0JVrrE7ULvd94K8Yy5aR K8XhfWQ8xcQdpGP/aVDG+GJBpUm6mVlxX2cLSlpbKXZ6v9okyKD5lbmrfd189s8ulXPRU3i+ 9k8pS3n778sksPGzkthTBRDyYvvAhqm7VngesBPF8ovudn0S06P1EiAmX/YE5hrMG1248Kr/ la/kyHd20UAK1AlDmMhQNJtTp5A+Ad2qPkBrChtYbOVRCFS5vNWTB+pbg+zJPt8Xtxy7armu HwnjIbQUdP5QtXcfde4Mw2XeCWYZ1k5vPUsCNeJ0dttjlGPYMAWxL4MuClhC9hp+SgP/zck5 fT7rg6TypRA3pXnaRc5kD0zA49V7LLfl5lUeVX9zDnZDIui2igpkax8tKopvFyMTJZhnlu8J MY3qQQW2h8H34OfHzJIC3gEFkazXoBgZWJUSwLbi75soVvHdhayxQvDadHRC48BljuB9XT31 NX0/r399tPOV+++RgHGE5eb7oq97a1xCwDKASQkvtCjjuADTkO9UFu3uCzbWTa3TGDx/atv9 GwJCAUAukPrbwqaKHtfWez/BRIgf/Qf1GBYSzrQAx1n+WhZ6KQFwReNdtii+yYbAm89ule7A H/vcAhi78G3CKV7Z0IkihJxgE7V7iXQI33PI11uD0aVCXAuuTAyYv9cUh8yY8r49MxQTQMT4 aWmvkrmoTkRMSe4TxkyDAnvQvCqWl8cgnYxv4nDtST869+ItpNdcOT6NmlikAgCSQxAzKuse uLnyhbg63k6ccdmlq4ACrora7KIKiQG7jaOOK4bhF7TbR3TxrgagnZD7XsB0FFHrHpx2ltj7 bOg6ta1DYkpTfXMaCf4DA+3cb+69zvMW+7V7yvdf2v5AldpKm0ywRycGZ6qnLy58J3gutjxL Y7bJrXcQnwZ4BlZYfL4iFx4xcghluZnpwj4iIUWiSOuTW2lvUykmPp5jb+VTz3IKVPtD3Eih wrHXbheJrL9CHOUe/7pdqE53bvZjgdM3DWqIxl3r2ZgoJZ9QnYE2iQPZLiVM+3JTCer61J6J lsSgAie62h7vkU9KXHyCf+vgphDCiwRPqhndIrboDLGF7M/93d5XxXrXhXuGhvNlmJ2EtkIY Ty7dGnRUjRnELZhtmtITTwceyAJ4JPo+BYp2VT5qdTAlE6gQ4SIIyq+0/1Q7vNgtXYHgAlf2 LQMmJ7t60anE0ADgzOhwIEl9MIEPj1VTCsT47Pt47RedMT7OH+4lLN00DdTT+rDDOod9xhzv omEba475finJeKGAx5HxIve/ZZ+yZW+av5n0xqH5aT0vX4buxlRDDVFqhP1j0Ay5KgZsqYES 3SSIqsiZ7fhE1TbofY/FJdMyH8tm3sl7y0q/BaDdSwb4tBdK5QcRB1USvWmb98b+la7mHhOG Fdhz+xZlMr8pbzoQoAPPhMnYY/oU8hesicXzwEKYeXY6nltbEf8hy8MVHbYZwwltmRwePW+R WP1xkGFOaqwrPhHUyD8BV1p05IQbUI09lXXzD7APjSWUIKx0Jyow+S9P/nyFCkIusf+XkzSu 0FFSkfpiXckLpakPJJU9DWcNqe5ArRR77LzGB7cP1aJ3K6fbnW1425I7Nr4jozKIEMhm3Oxk zYMu1FqUCPhhQbkT50LFzYgWBvuktt4ic/ByTL76RGoi5JN2I+WbW0YmkdiX5pX8NvsFz2wl /UdroINJChCLML916x/+Gnt5y2YISinL6POtXflSNhe5xYgXIWKWdGMTgW1qs0Y0aulQqIs1 XFSFd5Ga1gUlHi8djPdNJTE4a1yfHhPcTYhskDtv3rM0VkkIDkTgnXpuoQyKc/P9wAqxJ0gT p9aI3RDJNWp2Ta6rWWZJNOnsb+YP8RdDIqYSelrg27OZHSfBJ/F99Y/NNeQOD1xKqgkddRQZ uRB+oc6w926ewQy2tbfSKZ/zbIwPTjOVlTIrmeTdADJ5+IlcmTknGq2oLV0AFfZuKODKd1C+ JZ2sMNP4TIszmkKyfgbNZRVLhukfEUFdkA/b3j5VaEXC9OHlHjOBoneCO8B5Kso/WOUUbtmS SeBEdEcjdMYDclJJlZlDPIVJeLsyjzw1j2h6EaZYluDXhRQG1VmjxCgnM9kxcMn0kFUz5p3y I85kQdIJkdS0jay8AGuXXkeVD0y4jmsVyswjFGCeOGWWHXtpr5ssX5Lodhyp1FSsNULY8YKX ZVh0dnGUQGlHEw9kBcStGk0LGV4DpQv9cXQVQBHb+a2AbE1CQbyE3Ul+Bi+3lvb6+ondcSKb g03lToTvHcCJb6PZIGh8iopJiPow+yWtvKx5EFGXmzyiFaFAW3Kdx7rnlursdOUh9gE9TEGp IeCMvhtA5UgaroqQDZlwag7hbcUyo7T6rUg5VPBf3vkQazntuEnVreR4mQ/h3S8NaQbBkPRj lPTNbQUt8DZqonovPy8kRTnok7YwemLY2gkOFzN4XFkzVpgZlM7GocyPPyV0sNQy0r/4CPDc JQvW3RbmPp5QTPkSKZcU5bFUfl1+/Dbpn8U2cLsuMHDl3BTfJ+X1knQMrRt7m6NaQng1ZAyG ejsg7BSSrV1Ewf4wcIificIfmLMksZtQtQ6S2+NC0CFZuRZOjpcKEsJjylIbML9cQCDqWKfi /T3XvpeK0C8iPGg2lTgqdI5skZg3E/g2eZsI54Jk+lyIiYFexCY77KjKICYrLYnDrnPm8IuC k/fHpWZDF7gkrijPYdNYH7FQJLdG8O8RAuiIyDOPaQsbQDxwdQg+3cpwEYAEID4m4qsFZ4kV zpy42FZI05eplrPqxA1UHwDuh7kDPjPpXw4h9TdnRODT6FvaFU/29za5iE5yZB7GVoIcY+++ vI4qYSNHJI3pF6pgy34A54gTfUC8RvHvSIHRfdvCN+WjYqq/NgkG3LeW7HtWutJqombHF0cq 33F1eT3UnvX2oOc8QAQOM+HH87A6Ldh94pOPoDpZyWSGMlpoviXEgAbOZnoToiLjZz6wuhMe gAg11dCEIj0wwRA4cPXMogTifSfalSt/3OFaaIfBNrF4HZBrDlXcwbnG4pxJYYjhW7OzrK2g pB3UX1YRr34NFVE4U9SgIHbggVZ1mm9OSy9bJF+2PmBhD8nROUeGXALDIrEDsmExa0g1Sti7 feOGu7OqdfeeH6acYBA2ZgsuRYmyZY6cJp7zlqKJmWXPHsQM6KDSLXjgQByt5va9mCusX5GG 5SmjU/eR9PTZVv3f0imEiutsIc6IvDc7FaVWZFtEsinVY2Yk0DxE/EggL2ecKhhREbZa8f13 Hlm+Le1lk9nv7RHwVtNVRJM508eMLji/07R4mmeDtsvH+tsOXjnsTpfEq0pesezLjXyFE/6w Kt7Y4zd9qaZIRx1JJk24k6FwQU56YSd/ECPRGHqlq0HzG9ZVowcpkLciGo6a5MeqaKyYX1uU 3Wa89HiVTdO6kXwXaea0q2CTo4vwyOjxTubMzqmAXEWWT1gd1i6w1WzLH3tCIm6c5iccBUA5 aITJBRKogb+0S42fxBazZBIa1c32O9IjclF7ayMynyvKO2zrw9IkIJ7nhMP4xkLcg0cxiJ5n 8K4v0j7hPu8YTAipdwlxRGyTUKj3c0vC4Y/t4MTB+RJZzosIuj/zeACoR4xw5gx9qHLE7C+q eMaIDRTFZY5j0eEtkqT1Iw14kVPY1EIMheV230vOy8m/cfI7s8c4yUXLaAYKvUqzbkLSeKia OrdRqfnQDcTmoB73ZzqcJhpBqx4mcO2rzScC0DWnNFiP89HyNJD7Qo191dj038D3sUQXbx/N I6YiEoJCTlY251pEIYqTswUkwYlsjs1bGk1o7r/gy8bucxVw+ph3CTr5I8YWLaJFZal1Tr7U lkK0Ms9qNpYjp6WtLmJVIVkfT8UKiVpWMaE3rewVoFBcbzSEyGXsiEH54aYhAcf7zlK/8hId rc8AiCT30qxLf3dlxY40OO96xd56GGWo7soGzguwR8qHYW8XJk0g7dV3gWIYdFLHjLQBm93j xtyB7ICbgq3HgcV6tSNdvPbr2JSKaXgLLE1JDnGca3lA5vWAoIoCYc794XEGhxPl11j48pEh krP8jrU0xc2rpTWKhuZX/8/SEQkDbTfbxXblGYeCqZquq4jKBu6thAjcL1XKszWGk//JkhdC noxk5q5EjDltSgEZiFasYm0hGPw1dc5XxyQRWg1QUSCdWUf+Xw09CG4/ypCMEoUdOg7DiY/P IdC6eZE4ADYwvVhsbMTwiwgrfYQnwN4hvQt/qHzjq7OjZ6xWu4Ly0tYvHmnj82/FVCFv6deC y20h8v+VA9gB93OUc1uZjt/DQo7bErUp0/rDRtIiONjQCNLkYOFLWzVu+9kC0EPSEe0uXX17 rAt/NMAlttyJ3kqfSCteRRZ9ybtXn2tTRKRkqstSfV8tcXSyYFM/AFo3ozm0YV00bZJ9zHLS pGinehgLa8B6+zvkoKdVFHJVw/hZS6s7Ht7TUaBYkBE+7JWoU4r9Uc05GkD/4PAFscviQ3FZ /PpozCVGt8GMwS/t5ZWXZnlhtAnY0On8ckUr534+puXffbmWxwpJL1rmc/3XK3E4IJWwqEhQ c6B9yIHJsrVtz9H4+dTIIad5vIpeaT2UDzld5POzytSZFmR8Q23Fx8ep/XNWwHow27LznrWN 89SPx4xLBZMQDmkgwqmnJbfdhhg8OxjoOORSck9hIOiQATBtF14m6UtubVvxBOU08lQP3e0l LU04+U8zx3xufjwu+sFFvRrO3HFS8TvkO1yoMByMHwBLCfaxEauIscGTgyM2G/Nh+p956HhF 3UZvZSF9sEh9LWWNpb1Qcgu42KRC6RnVdgAEmkk+jDuDIFybkHdnsPjqvhA3NPSpnVasX1mK eTO/gVz5NWQqViCKQTOBpXbfLV3KDyBfJZBU0MIvhUVLdDOmZr7CJTIeQDGzHMBB9d6C+mqb 7GtkPAJg5Pd02Fo7XeBJicFZoEmh27enihMKMvuSwlpnwEwjju1gHaiGS7S+drDaIS12rsXD 1gGRbhDMF/KvHpjcn6lyDwgVDm3/FAJR91zdh+Gfou2POoKrYAISt+2xbyA75gZhHgVI0yZe 3fMyHVmZsyccjPkAaNtG+DmoO1IeQam33WGRz62wTRrSLIWdovRce9mMa731p41fDt0q5N9k JOZTcbF+anOmUMZp3GBwufe3BjOcMBEaYVA0KegxT70JrQSTl/tBHyfaw61EhR4isZ+WcqPR 2KSrCA7F9MBx3Gd4YW0Qde4RVAFbdqcCUxEbhCjPoDHe5dM73g6oo8aOC2+fEGRfKs7FqFhO 6EbZu6vKu9GNjjaM0gwgPCvc+QCWqmb2gY/iQQyPdbZImBoaYijlYdluZL98rl0/HBtx039z PGGCMmqUSM4brYGWVxBWWMcqHpg0vPaObeNBBeqE7YVL34mVmPa6/H8Xsn9WeydnpeMZU3mK DqYmJBWeT3+lwW703/mFQZuPf+be1PR+0/yUfavTjVa9YZbdf/cKjREliiuc4yvm2Go6d66S T4GHQHpo8JCFKdMeNaOV9LJHqVO5ZcbaL0yojONOywFLbqg4BeiXmyxlefxhdXF/wW9QgBlz Aqg5P+Zm15L2CKVeQHnmorSqbBR3H4S49ObvGFTnOtDfG8Yy8woFXh2DHMwINcHnYXrm6fsO BR4i1VIOMvz7JRtWrMT5HPQM54kNSdHlPbqNfB4b5XudooVDEshell0deQsh3aO7ynSsGDP+ 8q4pivMxySSZZmJCHBRjHONlX76x/RiUNO7vp2ty6JrjC+hQBEMp7XX5hqKJePrQugAyQyIE nUBWSVEB2+Ut7RKzH9iFvUxPz8iqkqyxcMnFk1xAxKkqav/2nzzT+dtuPtNhJaOBndhB7Xhi D8bjCchPPcjvsE+ZL6SrIldYmE10aTUbFpknXXZshEMXg8UQaE27Gs0rQLeMMD7o9IXgFggC MOK6IPnG41gDCpMHp3bTIAoFYvI239hQdLPeICDxW2rZM8IWcl58UQ0pLA9TUf+FaiehhiJW UJWdjTTihIugACYhM9evQkABGD9CaAB/vkewVav3ZWsE1K+BCRo/4tn+C0xZOWyXQUYprt/C +Wn45truYOyiYIxvKyH+DBWIH0KdLF76c5EnUxh7dTH0uvpSOesL8CjmAvtsBGeM9+z/xkQZ 9vO7K2pBLuxabTRazskRTyXLuUgy8RixeqgOuSU69NqfMYZYpZeIdaWfWmtQBtn1bfnE6Uko Nq5iXBIXOawODOBv0V3us0QY15ahyNBoNiDrjtC7/ySNlqmpFOG2tAPU89DxF25z2LGxwJlF 3Bb7R/dM7hPzB3Jr3Zdg/32FbzEVxgufpSt7Jl0uGbW+b9EUURc349vC6RVmnZnhZOcgJCFo V9fwIvImNmbREuLVEan1X30Ov3rylMhyemMwobmXolHO+4biLzKLgs7gDHgEoNQHmFyOfwZG hcql0MhZXPbabb3gOG/Y6JcvyZtoje3z5jZOhvybowRPxsCqhSxNVYrWZ9KG+oOTik2006Vj 8/fwArVoRIVtWl8spWKUeGJ2nMm0Td+D0k0l3Dy34Oxbrb7EydrBQ4/TQlFOo5Wz5Q6n4qpu ZMjGv0vKWNW0GTVu0UT8EAD/1xktIbWoedfNZ8keXTR9dV34cyZAi722EeT48FZQEtUIJ4Br MLpKyJb9DmCfOS/SdK6LQ8yDnnmX6iP4PKR9GKm/X5EVnq4PimqgZDpQTwfiS4H3b73QKqba 1QBeuybnfKf3tJbjXHMqLhzFU2f/Amb3Jxny1eYlE7pE7+BzsOBzTQpeFxxMWnFIb+ahMNj4 JVSkm8PxUUt80MX8kBezZJM686RV5eyuEQos2Jq7Ctqe/GN/jln146esl2Z/4O7C6MPSu4Sj XQVZRZd5OzEX8MAwQn78FpirPJUpcOi6GugCmtJwAb1AhGe/fJ0BPr9M5pAdKGSwz+FZC41a 3g3f5Ch1+v30eoBwRGFA4eBLhQ2wd4eeKoAIp5sA20+ZiIaSbnQJ7zuqLZUON9GTrsVn8Gxc jh4bweyhUFZrvIhxMgNEzYbFYY/QIFWaBX78rw0uO2l6ySabBDBOxrtfZS5pLjXCb4JJ15Lv MUdaHIkSdIX6fM0pY32REV42PTUTs3vr3pziPErz6QJA6r4/eDNGi5nBp3sOFGxrniQWDFgc ylGoWP3Z2ZQy0C37KXRrTCoM3fEkmLJWnoYkonOireVv+gnN7e/US8OVgBBkeNYEjcvYlFDZ 1ph+t0H4oGKhi3y0H25k3OuADU2nG7Sz4T1v3ccBk7Wz2K5XSEPks35NicxWLGjWXoIDDF1i x7c3ieSBcMlttig1jD6/PS+vXV5VlGgcSNEQbny3Vh5PYM73ePixfmNrmiD9MpTrXqm8B5r0 gPYyRShxIKyPYrFLLRTe1n2SQdnqHdVZCEINTBW3PtPtStv4HD6bhEFjxItLtXzG64Sx6pXs +XJCaFbKPabEN7y+TNTpM813xE79rPokD84vRoA82/TSBabaRa3vMjxpoUh+1hZ5guivRPbx 9zGDTrWfXj/BSGiSz2qKv1p/n0LQH6aq/oEqoU9KCqhPb8DkJ0HFESjruSMR9hNyNutFxIT+ TJ9AlnV8PgF5sJCSsXUt5yjSBNHwdR/rquPFnf1F4NRbGjq5Kbcc6n6enO087IVZzUmD7KbW 7hC+ccPTfkux1XeGYRCeLpBy/w/BKVDdD4yB8wfNv620IU/sag+MkS7d1ooZExblEUOtnezE e30CRLlRsKwIgVNjSc+wRmw6eRC0oBjbN6q6w4K46dIzkXhiZNm9BmhOMnph6a0GGdL8IV9+ YfpT7GdXLXbQMImADqR3SCifIWm6XF5fK1Hhezrqh/cfLa33ipxHPunC2vH3sg77fwCtjm/O AL93W3hdmKdOQeHgKn/M6+GhEb4pfb+IZ80PmpgkLR5s0xsGr6gKF3WmLCuOt/53HoyKMRkB GAZtDiM1vMfIpmkSAChpGtc2lEnv1POQhCP1fORIolqEu/BWkBckW/rCfZCnYdx5jJqmnzGx Wn5vyJnEu/b8O5asuYkYRU/lGL1GtN565lWK7R/CIBwOy5DbwYRDBZm9NQ2AR2oix5h+8sZ/ NtIbW+Fof11FrJykD4g6npHI47mbO5xxTszWM07V1siKecGigiVSSA5zLrbjTxHgqrz3aMpn oswAwV5oqUzf27Gnmo4SGJic889ViufAdTu+qL99PZwetOY2FzyVy30uto1gDbXJ26h9ntHw w9UykYfDnEw5DZk93hUbVPp5sA98UqIQASXmpEFoqfyxGXxZl7a3T97H2vGru4ZlvrrxuKul 5QLTHjYFfKNczw7VDtINZ+yB9aqT92DL16eUxiROyM5cxVfq/iDrQ7SGaLNAU3UxnGKGFhU8 cgf+tprs7vjqecP90iUBgIlnsivWoBuwzIU4rP0+WVeKW244u64/PRN0nAiKfWCWT1MUMCJ2 d0dCTX2UOVsM8EXQmXwmTBb0UxS/WVy6CGeUgX+Y0ptOjWgV8iWLiFj5XFVVGFSA3ipqYluw Qi728d/Cz+Nz0+I5gFbgTkx4JlO52TdAKY96gsXXiPi3q+YfnUP1lWZVtx18+f3mAnQ5x5p1 gQbYrHFNYWLO3tGzG0rRUyts8DdFQMZt0jVYrgblRBvepcWtWs3bIo5xD0coK5D1arAUMXe/ j5tSKWcc2BTjtdrcLH0M8Z7lfHPLaT9RplcadMnXhv18y9AC9rIRLarxKxWblHefmjt9vyoq BT0hyUNu05fa2OJXqGQztktcDDnpLVXfwYmHjRLnZIGNn4kThClUfZzBimvs4ocW8DDw/AEA mMEqCHFLBPRwgFV5yewvY+0s9kdmz31FtDlHQ0xmvrmDpod8TB2zj9Pct2w8QmYKILhAHdYW el4b/Ep458KQ1rqB9zcLi+GdAMEVWzn4jvlyBm0Kr4z0oBvIeXhGpg+vkchVLKk46uIY7mKX mZCXrISgHKYyGwvKbmhyfh5l8Oi2TbdDsPiqreoPQ8aK/Y8aTcIPvHx1iJrlpQWdKNVjU6Yf 3Hk6/SOI7LhkYA4O1vbLa+WbNqo5sdRpobh4Jaoclkcgi8BLTOA4FKu2J5mhPZp8OghrbK9F c/rxDbYotLo5Jv11N58D2FH2QMD7oSICzceRQ8asVM+lfPsfzvm3pfMPLNXk47ooyv2irTX+ blCxluuS8++LLt+s5ipyGl497jWmIL2zmXG6ZGqaMlSE8mbV3jgiqmBMdWkpcLMNaj7n5PDn oFXT8GFFPNNuWcJ4ynO1gaWWJMt2kz/6euleCmfLFTf5pN1XaiCh1gDuFXNE4SAYg5syTiGf TeefL2jeuo7bP/r+pCcEO3id7P4ScnpZ4rDzD6+Vowaek2O6vND0izOBU9xfm9LrzR/PdlYa isXNbKCzRCsy0UAj6nwwa3zSyalDyTMPIJ60bv5fDJ+IvS/03l1GuksQYt9CKQ+Bk26i1UnY ZcV3AU71pprFujqrHtApyQxr5mKqO9GwTYWJz93Xe2MQLFzutbwLwLiEvEv2fr5D6+2z8/5s xeqE3wG2T4njnFIuoRoWodarSyRzO5ckT/rPxN02y1BrqpGxYq77Lahnppcw4g7NLEiJSfZ6 Iozw7zxxOH74ms6ZtOBivsgSW5bd/+znn51G02qvh51/+zKoXSNMaMkBoLa4eW+WiQ78Vk2i qq2lany1L924xyaB8dzG3iBtCsppunOAcKjyMHtTR1LsqD5W17hjtQN4OFf/OAcWHVgRWTwD gfp+equr8VXdREWxLNkTJ3g9gdmRCLhISOFy2capd6GWlhh+UbTX3I9kza9YqhgH6FU2iz1M dcHrtVXWuplsOa8ztVqHXZ3dRi5onWCan6IcbnXZFqXgqsciMYHvtt9ijCdL9fTSUQXWI94v 6cNWWvgqns2EbjemNm7CrdC87EhtTQdly7Jn5OXjV2q7DkRCaLUL+YTRIHUn0toygUnbA1Vu 6HPpIKZ0EeOmYtd68v9RXiIRuYz5GG0VJAhq6dhdsb2sR1B17ILM1hacxk0Xd3yJq0VtkkFc QYHUkJghyJTn0AueNzTasyE2CwlfggQlhkMgPXNzHsIlG/QYOIcrm1brBJTlHyVJCrY35EUz 3Un0JBdWVd5P0b6U1jsXKgLrZ5QoR+PUBx2HPOlLx/EHeBJwIKS6ahLgi2sMi3m2ncU3Jbj5 vpQ6JsbxWOG4GxPb8c7h1qMz4H00/d62ZZOVpM3a8b+WZwUNZMsXqlb6LMp9r9MfoU1Kl5W5 S5IROUnpywF+7aW+7gX03L0S7po17+3zv5mX1uKoOrtTrAcPVgDK5kWATZqnIJSTiFOai6f2 NpCTKW9MHEJxAyKJkgQ1m9NRbJrqHVa23uS6bgTAZHiofIOEYq5x2XNdtUVpU22uOOURuij5 zQ0+BHeNOSZuua547udfMn5gci0VWmnA9OQyTT4E7QmMAeXfTXTFZbXdlvV2hCQDS5s+j71u c/abD5P306CnCKbwcR5jbyp+lo19BkXILav4ReVgmHX+PKrCMpk/6zk6nI2FuwTT+hkCGxC5 EzwU9PMld8jrxwXU09HPOlOCVKw+vDlB4gt25xhmPG8ompQ1olNkdQY3XP6jxRXQVXNmwBbq GPE82x8kPGnZv0OiB8lY8n+r/mNvvV5gesBvetG3YvbGJ9Gmf5jko9ZQQfg+3/rvQ2MMGT3R VXCsS2Nh5V95UT6pMYkvoId+e/iQKWJviiSM+TaDIXY2ZEhVQohQBiakcRthmdUNEqTWJm5q zsX9zKzGWBG2w5iJ8TSXtUoC5gWfZnbdXEyE1rVOCfUSrnJ/ogD/2Gg+HvqylR1pupdMlsop Ng2w2fEA5X6qcvTlgjs3tQuGehlFWWKdwIm7C9KI6mMIe0YOVV6vJOhWYL3kJJBv/aLTdFMp Yk5c68APEkS9vi7NQLB7X7e9d4Sta+XVPc4wwsFJONEGsUiy6u3e64WyhczfLVtjGRd8Gh5+ nVbIhMeKzLRa9rCZRwaAmkuydZ4eqw52gLNg8LESVtrjNBLW4YkwmpXgdwk7RKHl3XW4fweu ZmEv+Uo3J76LcJmtsGRFyWT86RTcL4r7levymFmuEn5MFRJsR0cvMuQBkVxUR1zpsoVQwQ/k Ik9wK8XYkBY23JY/5SPSanBnR2c/Hyo48VunZwqT9x5MpjPNwys8MRlnTBBGkZZvudVps0LR qlzXhwbm5fHUPKZw4HjOMUm8gDgua+2/k/1SNbllYVe/iZKZd5kcawsiSd43JZD4FmX/S/JG DA2IGswPQNAFYe+0cseawmbwMXSdi3uWhbT+WkX5Pclftq8xR5gsTqgQCIhKeeIiCpK0ZIby RBlVog8aDi3jjoYA0PAj6QO7XQf6FHfRqd8hOsiF5Gl/SsJ13ZxlCa6WNJlQ907RAhfB4ZRM lBsBngJPu9xogGuhTld7BWFtf1PLHXQBwGc34htPiwo+bp3mXt9XvfpPHWF20wpbnsHG8igr yZ+WuyD8IZI6qCRSXOcxyPcehHlQo4Smm/Pw6FyNfdAQDim/xK3+VFiRH/mkTBLEbzcZb5q+ bGugO1z7goQJz/wKtrJaRBYhUzEyV5kLRa8DVhtpGWFpNd1yXZWCdYJyqJsBITfzEWPGS3nw AWXDMBlA/qjUytMp+b6bzsTiRSEP55MV+XC4ky/M5lc3dnOj2rsVXbgVf7vJVi56oauvlaUr HYTv4mLDDkR7TMXYCUBi2KV+W2/2VZb83cGfyJRPGFaZafoK1w3/EM5MGnvudJZBXgOkhwNp olQcJl8MzkjZgldM4rojPybxeyXKb9g8z8+vJwZbL2EGn1wHRxi5b9DoBmDD/iguysxN5x6O 0crrWkC/xy0WeY0TJmyd2P/lw+IZp+AJNFwfGei+NH/e6FPmlJT3ug/z4yn08KJQRK84UdWk DfwzV5f5C+HWdiQSN8NCrTLysClnSICRw3xcF75nGyaNq+rIJKxRtI+gkX3eX1HqeC9sH5iZ BfIWJkxYNefzRQB8SYR+jnfQu2A9U48x8NqWSDilJSv1HZzB6uzOTNoyJoJI3zyRnoEWmqqS KWtq/cHrfh8nXK9yyz+8r+Ccltelm700YVPyRc4xfjAEegYMdIYmS2bDF9azpSHOrNrFAtxO DTwwGW8xG1AsdRdek4PlakSq/uglODnrUmHQcjAS9RZJzYKABAO8C2d2hU0bfy9HiZ5cylop mps9BYvmFROAAPDna/QmZC0w97bTpGhjZdGRX7vMmvhdYJkUKW2vxJwVDuzU9bOXmNLG40UF z0MLgMVTnzO6lQmlz76dAzQgpkNKg4en9CsE5/EBnGF+f5Qyz8zNUYLBz20kqfEeOziC/gWr etYT7FQuvIa7rBQIoXWYogouzjP+kVhSgEUjJJN0/Ki/S+vube9hYO3FCBmk810UOvfdCWLs CBG85D9BwHaLogeDSPjYJZbxviZYSqEOPRAzJEPnh9wuTFmEPp14SepnsmOU44q3xeFUBYU5 /X9Lsbf+4d1UTo2WPe5YfGaiDeeshB109fVxKwou5OWiQ0rfNiRCm3Lza+JYw9PD8Kn2wt1C 15HVUF5x/E3OT0+AWZ+PWh6YEfhVTfVeADpgbJ+XC8UKdrR9ppNDqcmH3S+aKCBuHKyGwxTs WlRFP2PDTCgRLrdgWM1hEoc/N29qjdsTtFafY59nM/OyLftXg1MdkaSZ6zDKxLoB/d4riGOg gAnXFU3dd8r5N17h5qvKBynUERNW+4XjMikq3xvFAwqbunDE+FDXr9vLTBlXo4Ng+MhY1vAS poNUNhZskl88AzXOwwD5kW56dtnr3Znf5z67A8cLyBX+KMxVhIMbJF4Sne1JJR/SUMSZQ/dU lFQkoh/ObYS2/lQXxVeQzwEijKcLLHrZqMRp7CH1ZZ6quW2Usy0IFwnrNe/+ch+T+Gt7Gjfv /Y8i2jCKD2pqHzepCUHa0RTblFr3aC9JmIj11v4qQBvY5lscbZG/vx8cKeoiDvkrkIsYD4mP tVIItOZ2g9PFKCZCce6Z7qcRyXuHCdx515BvnEjF2hWFekGRC7CQO5NZ3vtKnRebrlKNHIpP 64APZcoNwui06g+Hw9oiuiadg+8LDlnVQzjzQwzev888Xq9ob4PSL3F0PqImmOPUXGUt4W1V CTwHa7epi3nRsMqqnUSwyXLfPIolQ0Ko/uMuaDyt2Ejo4JHggLGRCFpsYEaklrTipSX4U9Qk 7i5X+9WDRXSTsJwmCQVKtnzW7HnHjcbUC9iiYXn3Hv2BXWgPsyj5lJW0xIoIqmjy56mgZKqx kIMe5bogqqnlmnfOgseN0ca0RUkteQFJV1bdHfqc/qbQ5D7YW+1U4N4vAwx4zmS4cverTs75 nAXL7cMSKDgTwC22QuXQxdjQBlZJZFvTaoqTlz3XPqwEnJ/0+KAm5jIwzN4uxiOFszVjb7ac 7o4x9YiVKX68jDijlBGK8eEIEG6YQ8Vr9ZHuXsxmttigYe0cgqfkFZYZvj36HLcKXwakfXMk AmSt2QZhuNQ5TnREhZAJp4TPEmNcOpO4USbvVpBwEblOvZu4UYqay9bmlDjesf76R6NmEwBF aUSbAcmPyA47vCs17/LD+5oCFd/oEEniNfb5w+Oj78x02pR/30W2dcoDKdwq2+Kqw8GlJjpP uhK1/jnPWMWW5ue7YZu8uIygKItz4L5RpSLvrxgyMdhTY0Q/HuDkfa97Ig/3ThOkp6w7S4zN Cgw1AaTevHTVausB1Hp/pfJ0pXYKYMS8OscqYpk2dP9AJ1shHIMRWzQ18rwBngGx3vVo9Qhw ak8gM1gCya+OD+pnB4LY4wYvbSQ0p2iJGYjI61T/FDHbONNaq4hkd9p8WM5YlJUuDRZYiwen fqmNKJZUr9blI066hzI3ORV6XoKuhy18wsDugQ1BF+ddGVHIuKi76nlDLq/hltqk75cvKU3m RGAmYeh9f0yUwNJGbBvBHTfIh8hTluPMucr5wZ+8uPy2yAEObDoq1zWbdHE0/PcgiXJHPkVN CGCuTbVvSoygm68YC9Nr3lpPowXe9SGe9PttMJn6UForcvs3unfRiG59+B1C9rrUV6ojn3W7 zEYDHg+QxcWkwHkjHkabZfT08hjX2P1SLz9tjvORBZ0NSyQzBrELQ8yBOrBZaTZ/wZP6KG4k gh/XPy34uQ1yfZCqB6RHm5k2VjBz6OMAehXIkZtKWy+K5bHMLFtk6iwDad4rK4eyKunZ+n2Y vpA+FT2spp7Ehr2FIkKIblVy5y5vuUYedaeVFLEnm+7+RXCv7knsLO/Y5MnyquH5+u57pWj+ yCVOecNR+EfAi93O34EHv843SeHuEImf5Q2EBdG4lyCGeJFU2aOOx2n1sYHdb3gciNGSWcz3 n282NRqCQefPaQH3qP18Pux/2HPFEecMxFeVpFy53xPTrnkObi8xHKy6r3xFd+FSJP/2s3Ga QxCwhVfMLwzMYY3w1SpaakNc1UoFlFQEYLGhQ2cQX9NF7H/A5UshPXd3HhFbbMMzdNlAOprF I21IpHmmxn7XJmmGj8ONxuaDGG1L1rMVt8c2Stc+0tWdoqEYhOkHg1JfDUB8QCsYTfPDO/nd BxfeNzVLtmmXEB9vRqSlgwNIXrAIn0RSQU3oU43kVwTx0ky5gtSFYWuL5nlRebKAgCysenLI szRCrySZpOqmWMYQPEgOwfp8bfAUJDsG2oLN+OZsBP/m0fGopo9N7eqcYDvajdC90YQhxp8/ Vgavq2KDX83z8aM9FygPcYJveWqe0+mbW5hdSdW1J6Vgnc7Z/s7a9G5QP0oQlXdyE+KwV/YD iJokfBlc1CvhV5SxJHRaQR8DUMobsvRMCGxL3FtW9tEEtt0GDxJmjEDaR7ZeuEpMjJqkKjtY Kuk5TrkwdseYI3+H+xtDaaQ35qS7kfFuePOYX8YHKsT1ec+avdQZyU0hIa70Jd+JKBPTIVNG mz2/pXtfk/WfhGuyK9Ik/V/Kam9JdfacBdsfzbYv5BWX151sZ3dEPU1d6CSRB6ha8MHBEzxs PREWSuBCgkRti4TcxrF77ElqBUjYiF59UKDx5weHlux84INazMPS7Tvl0RjrHZ0TlfS0sf8U MYj1IaGfMVmvsVdjW7mx6BLMd7BLEnYkRPw6RRN1u3oXxoHgLKwXkwlymDuVjojyYtmGNFcs Sa3FWNzLfB+/hik36RsTOXC3ELaCvS08MrwJvFwWQ9cvU+h05OYYdCEmEW1Q80YMuPrfkRE1 qPVL5a7zqOrsvrWnSinoeMv+CLibJNjRtv/GIO5fNJ1xTN+vADjIfKoSauuXQx1hwe8mrd2k F43mCYeCwULPCgqR2UbzlUE/C0v1Xm/h6TBR7I7SvW0a4dwHtnGKVK+Y+DeslRfwQYM0Bg8e TG72yqOHbcqq0L1E/Rdmk3qorzjdgvGspApu4TCX4FdCsM5K/sMsRO5WhW+kaMb75Vkb5DKk hktGHA8FLpXQLAyex0eQHzo/s2GQJy1EUeUgVk2pXkIEzyoA9QjKTQVBAREvDwAAk+pQ7qFM L0edTd3HvhjMo4wIgPC5MY5cwdBllRvq1pA2FA37po8mtQBx0T4oXxwoZjHVzn3GS+djZar8 AFxQye2uhy1C5h6i+FxXnxGEX/cZdswCoMMs3bJTo9OkM5Ppe3n2DPc1nQx5r/yY+VFMKj9y 65T9exNeluN/vTC1JfbxTMH8icExvvdDWndw/ZMkNQe3uKy+wFWogbFF36Pu77ShMAi+xcys De2jviv0pG6IaMLsgZoDeTRhdZfgWtuLHU8pfhX5uGCERW4qyxrgKhnwPoHiWNvuh9q5XUTs O0dmOnGPnui95OgUGcbl11DuCRLTv5MMcI1Xp1mky8koDbxdFr7zJOsYwKHORuzxHX1daiIj TAZ94wrMrWCyt87ZzRcTUG8HIsqqsmDhFFztlnF97lKYXtdxdzbBGzxjYVKOhtygWSexJxid sG/5Ss039ucrdkapxnLQHXySk40kv4fxUUkXpIYIyDjb+1YPGK5mFOiTXsK+dqyXitFr3sdI dvontwILzDsP1V0Nrd0pEdmp6tfkbyPZlLV3FqsKP12kGK1OpFuzNNMZ5DYWOutEQdyCUxn1 fMnsqgyx4hoVduK8aIkmcBkZZPl1QaGTBwO3p2gWPwNTRw3n2HqJyMc8zSqGI9deu6Ualo1V vL95OR60Vib/TYOYakI2b/k7wjdCzusAiSkZwelXCvFK9Vu9j3TgJnUDwdOq/R74I7LRnizL 4La7bHxM+T0rzSADWdG/oYcRRmFF58TgFEqqPZAVPCQ8ws0J9WkoP0+EjRZ7dLOavaALf7gQ 7GYMV1t0f/gmgXMAibf0M/n93un9ahJ6WCXYoJZYg6zENmVRx4j3cD05wlJU0yHIJUiojZ0P mGjpbrzChpfHdP++A2qsCrc0Ck482XywcOFjLt+YG69uKoffeEtuoCtQxd3GtsEWSThHejbc LelGceueFVwFl0Xct1fJAx66An56R5h631KQSS6lK/kn9X5gT9LfRDoOjUYF7fXuzC6KUgjy IdzHzZlNgwR0zzEr1hxxgT79oF5gllnNkp+zTNPPZoX3lfynQWkm56FGHnfv+xY1bAlFKZf8 LRDfKFkuVXYxjzYtX8kbtJUOiKbVkzojp2cvVSi43gZ2Lx65nbuYCZ6Fr8wb0Mz8Irogl90U +lItH8ObNHERyE0Cwat9OoZcJsiEbTL9oqbaKNlIBcKOH4DqsycJm53koBS7ajEn4Wg0CtFF oUfQ46jDDtq1QIv5Iw87xUMMOYaoggh2R2y5Vz3Xt3uZS8hg1Lx31oyBcsfiXF5qfh3vT/Ua vYmORaHDxrRcUuAG/g30K03Wmuh1e8XiuqIkYRTryGFcR7pydrlq0M7FN2i29ohokCq39m7Z XW+6PCL2eBk9w8VeKpUlX+IrDjG7+kSwkicBXRcOcyZj41pIGOyPGkzz9yJ/L62Uy/KruNt+ +nv3jwQeVzQ9MGaH2a4Aa7ikA2iZNNRtrY10kq2mP4sAFwaSNbb2Jm0LqgrJH+FY6LF1DBWm PIgSfp5X3k8wEKScwYwzFTF3CGFyx8zw49TvByt6iq8/C7EYqls5Z+aFIKjPmyfAOuwWud3z vGuiJpiTyBme0KYi3w9kSOB/LzogSPDpq/x1Ynduh2gVsXJtKN3z10s4N36lSx5aP2f/rHuY f3wspWrsXCVhIbQlI9nyRirI/s+p6PCshHENEXbR1tNHRL6NnVkzIe5UlcI3l9NZJxZ3DGlE pBJk48QmeueroHzaDxsg7UPGDVdG3jS7OwaWBSj2tLPGgt8l9Cu7iEMOwY/HOb3BJX1SLvev r6L62SL/njEZkkfVfGbkAxYsjf35gx5cww7UHwGhuGrJcldjlDeMRUgj5vcUylRVmQKaY75u g13tlVAywp3aJbc9YVFA4quO30qBGi/QH0/m37/C+wOWLME+FWNxqI8nFz3fgHCKz2GuDPhR FnnzmMy5mYc3CqLDN+uMvnTBTOdARj2p7iWBhldqF4pWYRZZoKswwMhaB783lFh9IQXvozSi WJBgAQfuvmusFC0tXNh9+BPVoi7Yi9q+DQLDTIt1TrRH5HSHy48E0VfMjs4Qz8f93oLFFd69 GrZKnCxLBMUhu9N4mel3utohL+tuY/O6eg6rjKYBaGbOTh4/EOcYaxhjwERbQ/PujGkVE8wt 66UYmzDR2piBJaStFadQ6Vm1idq/WwFGSDjTJU3mJQhxjc2kK74swKax65AqxEjeLnQjgHae 9u7OBSS7K1cPxVzt+dgGaOCoGdVenZYsOPQ948i4EOaISjuaSTaYDgp25s2BzvIdZs2AeaOA VtE2lYCZQ08AZ/zrrdQ0A9qmrIR5jVsoyVC1K71drIk8EOH4VSYyGyeRDYIUrWAInrc/ofos zI1Zl6H/mFHM41YRpVwWVcwOoh2k3sh4bqIqKOlDG0aRhhL+Tea+KC4De4+FHKghfiOTNeXJ cSs4oA1L1xu+C7+nzvOaaXJVYF7QNrykmEFxm/NCltduCbvmgO7HzuA8xg0Sgqo/QnmtAqrp 3j174JptNPxt2ZCG3M4D4Lnvc+7lJXpUM6A48LfRG0b80uJS2phcCQcbEcqb1V4Ehx4SpGb1 k3RtIYEaPVn+9bnj/0Br7TYybyj3yBdDQwrFoC4wnIDwdPUlYxhwoTBMX147yzHOM4hQLI4H GCGStvmnNtBIqD0z14Bsqbdb8ZPF2V48ycmzO2QHsIRfMCJsM1E0VGrWxWlJhOb38B1fztG6 pkHiwney9RY6EKbfypwiu0j9xdsMFYw3+cuMi91s6M8iB9zJ67eTePXqF1atd5/K7f3dsq4A X7TC0av+p+QOuvF3EHRIsIbISchpyl4AuRA/5yJJf0eV6Av7/PVbf/tYiRcXeGysaRdATO9W bB4RTwDbJiyLbpjDZwjn8I1GjT8se54bUFLZqKDZCGep/6TX/AiYPz6Hjj84/m/YS1DrMlZj CeaUuYO9Gmc4GuQQhzuRNNo7N2bJftX/QLaqEgmP+mDRayp2Fpi2Zyj5WobZrZwl83dPasj/ +0xI/ONwNbVOFOCj4581Wj2biNuZKGLal//Je8bmXV2KAldBFsY+zXeDwm1vFbu3GenDNoUD OtzuASk2qKVTaGSs+O8QSC4RAjGgokd1lINHLRc0598MPmAf91KDyd+QRzhD1ZodYSakW55F C/4DM65gsVBWCZj+8oSqsV/XdmKn4KMhbyz9x25MGL2tt3hK4BogB961H7H3O1Oh1UPHgPou 3P5JS4uxowlTCB4AZi+0D2N+hTNLTx8ho4oor4AeO/gDBDzNN1PUdTJheyCf5hP7MV5pzjUn oHEQSaVp6gwVn+BTz5UflLCvB9sv9gBjRZbGOQXTsuazHczD43XLFX8EbtKVH8m8Jxydf3rB lfJHo6uW/A+mDm/6u47awPvdwzYMRjmGJji2RQTTGAZxyDwRSllavC8VPysdTnPge4R/EQQJ S/RckuLc/VYOmU/4eTmMHQrbxe2i5g91lbyhnlGLrtW1e316/fcEZTksHEIjx5r9PRBrEPPV 51pZnup6avpXgOWh5e+NN9oGQZND+OTfa0+iZ9PreFnbg04tfBrXJnbwfrx6Y2e/Q/fgo8jV nzTaQAg07N8zGQ4PTBuX66WI/QsJg6Y/BAYGGIVB98O1HC0mIk+pRUDpGYz6654vV1u9Iq7f iKrV6KHhB1DxKV7Mu0W9N46NAebyPOtlslUdqNjtloNhsiy+Gfx52jI1QKDdBn5Yhyc9dld9 NlEx2dQ29+354KujrsJMSgMoQyVVj1UYtW69oY28CFN6wxJ+Rm0ENp819RHKlrJW39fid8b6 eKd6JyRg4ZI8wfHxq+Ekntjor6vPAe28pGIHvVtk54iZ6tNKF5fNOBqHfBH2Upe46i+wrEhl Fl0VAcWpjdT6ivAtdGzCJkqYSTInsooZRxjl+Huep+ZbdGv4sfvrmUsdEXxsWnV9RgJeysYX myaKgfhg55fxsjSJh1rIg/anaSEb3x9cAaukhstknEjw6If7Q9pjs/TnsGDVGX5sHK6kx3ve NjMwmuM61GG7QKKuxQMDgNnRTpcynwMCWihtmUoWu989c2nbTiT17NNU1YMU9VLjB0lpqsp3 QMyzjbli/L4+4nfT5UN3Ky/vvjcuL4unDNDbHSkI9kn0Q+LZPzy6/Fc63q7R5SXhrhhzy8HD bE4Hc/slq5MFnxEmX2aJWUViMpIuyUGrmNJB0D6Vxk53Ld4BFFsKeA3yigTdBazyP8Gyxh6T qd/DHsgqGfqGs9JWRkPJEQIEDXM3u64n698dgD9E73cchhy5E4NMTAtnP0FU7wmv3yEFrkJZ u+C8OuWziS9WKqBNa9QrxXecX9za7/J/IsF83rlDiUIqp/XCvUP6IGLLNb98P15sDPrS2+VU LM42rmdRlx/aZzY70M3uxs9Pi93vYWdbYi0Ds0qzYFbS/A3UKQy/sI9ac6VD8U5d3+iJ5A57 v9e74yNiR6OYft7gFTsNzNDI24lsWHO4jwRgIieFjKXz5s5A1YbArtbxelUbqrujhPiSEduW QTyMVzMasUbO7lFbJs3xB1YVzU1/mF96UK7sZVFzw2h53G7GNuM3pxPngfsQVXEBRYjGcZl3 zCW2/H6TqSfYf86G4KdnrtInJH46kLGavFMDfsOPLNOzQf8yOx/6lGwUcMrinFS7lzN/9aOH GYhe4J/WbE1tyguN+fLzZKF4jUW7jR2aoY8+EaorHiiXK/kWS4lX95gAX97ujSunMX87SFjP ub0c7z9JLLmxiu8xHh9d1AtT6C0C36xxka/jzOoUBSD+Tm+vF0pn0obKysWXg4lSv53x6mBp yD/XZdcCj6lineyMCZ6LL1gCUNo87gsw71sTXO2oIhHdOm+QbrQ5U8Fc7RqiMv4aN5CbHQaw ZO5R/HsWJqNWU/6TSBMZX3kaGqHLmZrtHy0pptgA0r9UzxIOSG+wnjAwZ/Nc1lw0O+irUYY9 45FQvsAFcAcVrKtLAkdKgjqG4YZ0iwMoZq12TcdA8n1XkituMXkQUNlJCrU2iziEHAZHfHRH DOHLbxNwQBy5ztfMKTg/lBo9ByuIdoqhUoaUzKOuwn0iJtmDZQAxzc7OONx/fAfwvoH2zDv2 NJCRvD+wcL5VQHr4lMkGciA4Osfa1BfGsKU46VFG2cSLeIRdnRKUY7BjpSmmqXZk+jKi8oNf zMjzgqWXa1E6JYoetmoqcmEu1xl12/tLuLvn5qDcap2m0RvudfxTXzrUhCUBw5pacBZ1FPnV sYwmS2rioZNox1I6Yh9X5g0ycTnt2+mFtSWJFH3KROfvyxs1Kit3cGldqL4b+NU5rj6z09ht Wi7pUDZDlt49LeZ4Br10f1SNmqSM2go3FZ8pf9/0d3tLRd8fYj96Ro/J1B8Gr0DyjPa+Nw0I FZbB/dJqiTvXaZQq23J/z6GZfxNT87GtDxS2Hc6mya+zNL3vxtoWq/J3PMWNfQYelXeDlnXU nrvrnGFFM+YRRu9PO2MfEh8HoN/oeEOORxpN12jCT9J07OLLTIJF/i9fsPr84IsZ+fTTkuPb xrZlK52L0HJlYEB2ReVJhHCP9ylIpvvPShTjZOEmKRTnaIvdPftfqrNnfXLMUJzz1/vFEicc VGP6K2PGC7Gk5HISrxM1SsWS4Rh90ItWzqrtr1Kg8kU6NOukGsolvqhyzPDog4TKLP5q2g91 dzrEKVBK6eD3Ehc6h1xoGf4RkDiEYd0qbVT5UvQRQu4CuFeJ7yVRAZzALEA0pPTkw5DCZYNW QQU/eeO6e4yhUAlUPSk7GoCXNz6v6G6HFuofRlqlY0wqglOx0mO9Ij1rl8mGXolci3K7N2yA IoStIPkmRrrPa9IlN7D9XX34cLgTcTnb1nOjAKZdmlC6JhiDwdgmobK14WtiXDjtdoBbEjsO 5KI/mstM+yRo/t4eCw7kup8uQuQa81w0EkeRHxgWTCV8IO0B4neM2Bvvj6oaJPLwKReGOvaa QbfjiV+ZqG2gs5is0ujA+Dzyg/eTuqBasBbhvj/jZTvXzfd0dJahn9laTvCqcuy6IFj9nJ8O rML0niHWfyNnkcWl3Pxr3XFElZvc62wL2okQJqG9mN4KQ35sda8fble1HZ+ugRtgzk2LtVfa cJ9PQwLduLH9zet/Q6hh1RbGtG4RtkhCN1cjIEyiHZ0e8Orex1GjvWKL41T5ghIiQt1p9FRz X63wUZw09pyYg8upGoMydq/f7GpPtKYFJ53TA7JKDDIX2VO1H8SClHeB4CZlsEx+YG1OuKFJ pkp4brCWfFE4mzh6FgRy10XgTRz/1Y6MUHjaf9VZaCmpfO/wJxuNri9TXOB6O2YAsDShxIig Mi363y040VwMMoYkf1OuknX7zOIqs6Zinjd/MfTVl9EpEUD6A/ndcDRzkZ5COYK7TnLGmI8F cwZhBN00Tnk2QW5qsMIP3Yr550ZgswWhFI7APJnfkC/GzSJ0Sk8AYeA6Th8Y6lSquBwfvkyF AWlVs7+ymwkn1CpahgaFZ9k3uFA3C6Dam0UswUnSFJsa+EK7xgDQU7dByCgWd0VlNv6Kv+CL u+Oh8jhE0jG56eSUo8l3FmEzqY9sGamie2n9aOzDOzGu500d8jvYQfE7U/ockIIgXwRjBup9 XSih6nAbezAzSUoYygHaMOyLHyFB8CP94XiHZrW+mgWGtIoABIbDa/6XGXeCJW29t2VIAO2J vHIdb+E/ck4kpKMLYSgJ0fJejqRUnWtphRWvbmcGtmu6OrseLerh7kgkNZah4+snqx0k45G/ rk1X7G+Gy1z0PNNbe9MXDXGG97tLpTOvmm3p3lgyhfNFN+guE5lJijaYlNEtws5TjrSR3tpw R/DxoXL4YSy3PzvgKgy3gVGRj8O4EsZunAJsvcUlGeT3HTSHhyNwf67h+4+LZNbyth5qql4i sXzrNs5+pjIqWybY/j+Rkf1sb1nty/0vj7fVp3MIGvcfw2ggQGD+yrOV15Fw80aLL+p4c180 1xeL8op0O+D5LgSWzc7AX+t070tDN02RIFyEBuf7XkBu/a/UrDVx8WE4tGe5vblNjNsaGK/O 8vGD4sCIbUsc939rQ3xUtV11hQDgXVSPTwvAZ1qa9mHStHuCFUD3tIIWdU1MLH6cathBBdbT uPTh9gFaMA/MGUVaMB5RQkU2fXXxUyxobT9xWT6UnKGiSPGh42s6Mz5qlm0uthx/lDFDMR9B /KANwia/Wn6ZqAhqRkcpoFbqGQ07M1g+iM4PiYBc48d/C6qE/GzPF/FeQYLW3yWt2V3qMomv uReZlpJslTw3RGkNwcBBKPknESw2cEEw/rvgJLRbTcXIDTiXQqYwDqYcCPzhjVPK07FPybYa CSXJKgcCEEnVsRTjpuAXWzzxBharfJMvkR2VEUWtOz6j3+qK8pL4ylHcgaWaZ/rntOXQXCxy zBPC1sUgyY8yIKXPTHFSL8NFTjDcTJ0laghzFoTc64cYBJfBtDRqc+GcSz5F54MtQESv9CDx oPcAHc7yOgmujUdX4sVBMfW52whJ5QVG+O/WGNn2Ejf4tc9MEAERfONYpt8mkYInZKe9W8OA sg45+bDd0DCo0lYBOfxe4GE95V0sZZIy+qSpEHVC4/XYgbEMHeuw6Y44n/xkNXtMGzsU8eAl k54BQrPoxYRYhD2AKpktUMEiqHKHzOk8P31bj/YyeBm5NOPUyw996a2OFGiRKiIYLbDKRYMc aI7PNRYmeYyKGDMYvxN5C3sHMad3gljaSS4FaKc4BugBcDl5VwGCkp7nMTuxYm4MQAeSyvPy mw1vcxprpiqb5EUnj6dVopqpOXN2IchJal6YFkmFz/xR1u9d+nl6xHMj+hKB9CLpW4hgR91Z mwpBauU11qEkg46NFF3FHewV5u7kK+eMLJZD/Z6qNUohhO25htKlI7GZ8KbX4iLC8kwzgeZw XxFihQo0uOgsQ/7Zu1nYA8Jyoixxu7Vty7wTU3o+kfGvkftscnGX1OAK7fhu8qHmPQEDqeOP TskDGQBBIeXf/lgbnwCE3eB0YYJNfnkykrGQVy4M2O9pqED50ZsEa16wHARdLXt9BbYHiHqx 6jln6k98UVjzJyL/dG0wX47osFxiJJG6tT7oqe/v6kZTAP9lhkJlu9cPK2nbKmJ7FQ2u5yR8 RwCWp8tC+hzzZsWWWq5UZwAY2ilDD8ZQz/yufPDbCfZU3ov44MO8i0f+e3xLh6eTDgP0dWNH COu3ZTLrq7Hsmp1zlMG0SD5HoK2VUGxMtAhaKj5sd2Duhng9qE41ZdtnlzkxdBmX5gUYwnsl mz13tPCZfW3A2CrQ/syE271sEAgjaz0SuspSTI8xi0Nr1Byzrv2PNJwc9S9augrKuRwXf+mL TstEW9/+aV0tWC9eb7YkQCcN53AaOtpMOdnayg35BsvoLexP7lIS8tsLtHmJ6lc1u5Y7Omyi N6zR0eQy+E8kFlqp4KZ8z7aCNeomVK695OFbjBaOsyu5mfh28UUhkt2gXQYc+/46jazU89eW 3rZiBpts/GhrFx6AgFmKVErGhA90PpdCV+ShISIDalW8xchlCF2Q8LMkc6T1akWY09xL7iuR 1ye0n8foPYdkahPbgLuCdZMQtEnMghlALjGtVMAGP+qW4WQCyCwIy25/ykSQkyPabAU3SpjU esBpyQ97eDGQph10xUqX86Zr/hClCc4Dtn5O+BUOiPc9Ei8jBA7M0ewfsXauNU7zmtZXEXx1 QY/B1EL6y9vHxb7gYWInFH9RnsK1nTHPsfuOLTROGRovh4Ruebv0etmwKajVsVlh1EfOUdf9 deDlF4eJOMgqfYzt1tegm0yXGaHcU6bWxYWDlohBGWF61qsejEVHRXcwmUppvL++3ONtUIfX 29N8QIDd3FLG/sbf0As7cdH3oiI+LQ0z09ABq8680rJ2NM5ivYXSYrOTGfhJ8FI1rxSMs9Tp c2jCAfaKuUYUWF/4bk1GFhQInHvIGSHFs6Wd+9QqPqDouujkPt3apdM8UBRNGMeUGwFPv8n7 1Xo0bCKD68dnz6w2t+oQTVrq58rPpxcFvpJllA6G6GzIfPhgTlran7VKB4RqmSbyx8PH64Y1 T+eJWcWKHjXQ7JRaJgRvatCFbfKrpJYfWpolTkJ19aa3YfzZEus81v9+V9o6Y1GWkfS/zBwv 23Xf3W1qMgvdcrchDPbRnh/W5OykTwopRAsHpcH8vHuwdlSN4TVjSG9+sWu6ypNL8ZA8In0O LVKYb54dgTFcxTA5vJTF2lG5vRqY0/HlhTtjdosuz4GkFZkrHgD1wgK94Ef/4xo9X4omTaqH D/SfkoPGPpogrlnwwlJ0AUFxqbr3K1WtyXQLdg/IU6uqYqAt/15wIElJGinEbXcAPFSPRbFU pjF1t9WoVkdcaxBAiD2sOyZ1CXuL7iPtxNKR+Emql9HWJ6IFtkO28NNkxrFdAyNoY0oVqbp7 0UVkiwarDRYMO6c4CKZkrOLTMZq062uZsCbwSgfUmRtFjZ3mxJIG7C7EiczJv882rcSg8NbG GANvV5PJiM7cesWAy1rQB2+n9rLmYyZte8WHxXyNME/r0F3FMUBFUy3pDtKcJ66LVLL2UsGa JGzSTGrHKVbNn/NSWU+qSZFU02DGvzITKn0Ugz1eOlcSTbdKW9dQVeJNZh9LBcK5bNTs2dCk p/wWVO734y7kVuDphUdzi8A0NM4j2mSsuHoyXuhVx6U/TMcahAFPRls7oa2SSfd6Y8VVaGym 81BzEJCMq4aDWRZu1uoSb8+NCykW76OIHvGiM/sgaKsDMpb8rWM7V/AVT6R+LsrZX7RJ8lb6 HLB1Jdnxsyv1QWEt2HtFo+SDhtyiD82YmE6qajubC1eXgMOnVWuKrrqLSEBak+Fgf+Ph783X oFfyrTJthrliMRc5xgiYlV9evByL9YZ+Fj0uGh0XRMdrq/RiKrBpSzthzdCo4IoXrZ1kQboU cpad9jH8ahAxPwbrYs5UGwAvF5Ojq5prfDQiLGxanDBceZL6QV8chbTDF9NVtv8GcImbNQDd 2QlvuptdnlkZQBipjn4C/wo88KcgGVtWsX5voTOAk7E0iL4BvIOBhiyptDQrwZTM6wDoDbvI BCoe4gO/3hLPtyUKjzdltcCxWWNig42ZUBTF0iVV+tp6rP6A9nJn2jvmyKjDcU1/A+mwFqaI 6uPfF5NpZBha7nXAZXpx7PCoVXzNQmJmUwmsFh19AFxRqIyVlCfj97yDeYEB21VY8umrvk58 fL+nM60LsuhNK/JxbkI3qII8obZYthA7m4CNNhAtpMWduLf7OuQjRNG0wO6eqJjDV4g24bkh X7EqJMOcgcRwr7drjNHd/1ZMBzRxG9vQoBa8S1iRU0l4finCs6WKkqhiyJe+DdrI7c+3lHr3 tGP9t/ZLFwRQ0BJgWguR/FQVEx3q3oBMeGRMd9YpGljfG3+CQgnxFvy00r0TVDbCjNaqiu+W OuKkwC/k56wUs6L37R8gfaFv2iEUC483laIa4xdlWV6r4AMn8iF8bzOyFRTlBqjroc7UfAT+ EsefhoR8XSgeJmWbuUTNiFYK9v3vhJgUEOgmU3fN+BdYkqSlVqOcR298HnuYEnKUP9XRKUxM bqbvL/nMDNlrpXr8Rcdxqp7wGYh9lGDWouUWi38+RDKZzu3qy+98UPbSElsmq3Vmusum0bhd iqNSi+nEImfNnow5oy4eVvQ1DfSqWuePVdGxGNIZ+GWHl0ZXMVkB3d75wfLay1PoW6OY4ZFJ Gy+v8RAXeQrkRiD+5zU1rxVwAIDfRiVvn00SR1zKPQ1YrzX4CgphUNcUR4CcitSGtCV61/NA /jqhzzt+f96J0XAsQ5uxVowljbqtQyTAmt08yfy42Y2hiKnK+AJMK22N7jPCturKSElq5Gov pe2Mp+YAMbWjzhDUeB7tP5ZQ1alR3soMjMXTKop4M7F4EizgDZD2+Tq9lbK5jpEAmAzTdSUe FZAJUqejH3MejiHsCcg3UVg0e+aVdCVNHQLSRzrg/7Aj/dC74CFJqW6u4EQIwAnbRuut8aTZ TnjprkRCChQlnDsxmGfMjM90UDdl6XEPC6VbhKlsM7tyKTmPOKYmLkDOXpEEiD+d5IjY43cy xlX/0qLeR5Wd5I8uT2d/u1SJzhCFJcY7DH4b1vwC3/H+YJyA1R/HlkQ6P6WI2+GCzgyR76ac Mg9T0W/XjvRYTsFD+y47+889lIWybCPqKj2TCg53RcgJizq2IsNwyCPb44Jxcx5MH3W1ERvD qqsy+BqY5iBqc9jkUGVW81t47v2pwAyU2dZ/Z8HPFQsGpaluGq+N5VrY0Rg3cqwxymwN9Ctd AzmdDJ/WVWQEqtRRHdpExPf7HTUNedX5hLHSLb0ztK2CLUTLDpdWX9FXleGTnuAwwLGH8CuH FJMfHttTmthPbrq25sKOvnr/+xNOt788ueYR5F697jjeWRuiTMYrsqA9AVpBl+29LKbIpzd2 +I61GUI/y6n4eoR2kjvcZ0NU5PsWsTDVCBVQ0MquQb3seXrok6IlZZZEc+T8vF/9UyD7dCV1 gKpB7jAjgPNSbH0huxIUwcrY79YVbACksvWIdOz2o+LGtfnbnl6Ex0yZMSSZIqR3LZF09udp LP2OQAYRFTyH94nWzeZeqx+UTpSHjmkgaF3jr7KqgT9KDv3Bx8EgeOLl8L75cFEYRwu+QMSl X+HF4AhSqjq7oj6kiU/7/o4YPuf05klAogsFgBs6Z+3tlSmvX/WCgBp+mc8hXk9cbH7S3Iy0 sIoy+q3EvN+wDxB11Aqlr32ZbaoE10FXfFVGYOr4KOqHj0svCPJSICjGEkFdWEU/y2hkNAUE XBvPEmkA570nkw/YxUA8VBZmBHrNC1jOZwjy9va2is7BvsGDk3Z3SH0XqUl8FHU+cjGLRDBJ 5xqA3lnuadhbgb0oov72K9N/7tCoWFqYgC4MgGXUSLzVQ2hvz4Wmj7Hz70h/vr2pMABe/M2r drn3a0KGlkVph3qiNoqRh+MkVaXSxi07Qx0lwIBGfAevM/+OOSnOAesGfY3VLJAAi3CBSAaM Y+hrtYTL1ijtokWoLgyjKJCF6EazC/ze3ewb2kLFFS0t6FUcUFPhtqfgwPeZ4cjykknOjvLg OViecP+HUhAm+j3+ZRkmekvhWnVUogTMBn2l5vh01lhb3iRerYArLKsBJ6pfoAdqFQ7m07fX FaPgwT6pkLNt0lMIiV0ooDQzSHDlUNalE1F+aO3kZmSnyO0EtxBqwOuCyvLfZaSsLpIWuP4t TmwPinOAeQrDL20zJBwSbFjs5enOgo36cXcDukcu6vjg7QUvz2+At3IIdV2NTa7/ix5T1s4q LzA2hhn2+N6eRnvvkYHZlSOosLSTOHBDxPpf1nStftKdpU7Y9bRmdudd+FSZIeRlUbxYIPjc +OBACaSwyy9XOFX6DbXmGTTxZFZ2OgFSGMxMV0meAS/Cxd+SuUUpnh0bq2LeYM4H+biYhUNF IpmwGTWP/AnF8uJYxem/bg77jnR7LM3Mv1LG38Dp6t/D8u3ogWYWQWsFDjSw3yyxHU3SaYHz qaIR+ynJ5tlDERrdsXu00ORmOcahqRlXHEMgRxpg+kMgdGU3eKML8gz9bHmuN0fv4lXfDuSt MacQs+ahiNROn1tTCMsgX7n2x4TyuNoHGZ8nF3qHajCxMFyyZPtDh6ae7bVMJSswAKHgnyNL MUYouMxfVwfiLzfdI4lCgCoNniw+Keq7SpPZIfCcoCKqlKf2YfR9r999szRcfXr0u/FncxN6 zqllmPoEclvumxjCmbdYSMHt24QIEiPEkzcQkk6SSz+HWCB5Q1cAr4f2lfpn+I8H9bxt/k36 K6894o+0WtH+jm23bim46unog6CKks7y0h7gi2Jkn+36iFaO5sNFPo0lxGgc0wmXtBShAZ+0 UQ0yVjw1H4YpxoA5p7XGhC9DrB4niiUP2IYvESyM/6ePXrShcCos0nZBaNY4l3nBURPg53RD jI/3ZnDgzzK5Y/EgxaHOqC4Ukp7R46VwUEitjpz8iiTsv0BReR3SD82N6+NIbwKXN6tSONxz SEQaa9gI18NGIwo5nhkqDdXTd1W8+haILwwfPLRBBbNCgHuOvwCds2fjM8BdW1mr6++prheJ 2usjY2MGnknxOKs3MMh/GymaZry1d/gGU5A0Q/XGFyIUBdJU6kjdWcvpTQN7F/XI3ns6vI/v zd9kQpgs17clOVU1mSWwkwFXzJdHYWZ/RSi0Cx2uQVG+XZRfUFoY4RglxzSylrmspQ76SGOI MzRby6TtvT5l7GCmOG7UoliAYgrZmGLdcv1Oz4Xjz5wnxEdZDaqPBjcJPZGxnCuffCAzwCyx t+oZ+4LgIU8FEZ3Kp3TGLbyQGKBxuli6tW9Ssl+b2XYOSdIt7wgIH9C+D2Js8PBTNhbBdLkQ hv4S4yOltnyGBlxriPSi+VBM28W9xzmyu/K/+tjICjnU/l8WlSv52IGr0+jg2D169vefPsij 9fONVoNmX8nk7aDj1QO75389Lmrk3BZDUKOz26dxacDwm/TnbdZBCfozWCdH9ZdxgtILjDO0 95w/Lgr9wa0sI6FBd7Li6n7rDL4FN3mV0htEy0eelvlh+hDJMYQqrum+/ijg/7TZMafejsyO VGlQBCzFrWJ4801tuDqqcnJjFfeSDekPf2oJZdP27UObUM7afULBxgqfx5Y+3xH5MWWS9R7N xEIAmgFj2+C6+lQXTxwWhnq88Jsg9m4DCBbz4rmV7PFgEl6h/rQ0zQLSZ74KzhdpZl5Q3156 qdhFN0diJWcVFgOsERC+KeLucGLe8uY0ygGo2fXAOhB8YshKMtEUw4wbDEqYsZkMRpwQrOF5 3zTXiMxI1Re6Hqb+oHIxkabJyTm45ZHNJ4755efKxioN0YJQNNESjirX5jAvtSMXGEq9279l S5eHEDmIJDN1GqT5UQIu8mr9oo/qXY14xp0FZ9bvCGxlGa3ryFwF4hf+anGNF145xIQUSgur 0w6J3eZduBcqwIGYmaCJ6YpZcKhM/29zRq0NQr6jdOrAMlcEGasaYqsultXUtT3zRbHR6xSH OluEvxjI4sXBceGjdINlua2EaIxLx1fu3CQwuuUPQU7HkoG3vJMMUHKGIh2X1hyBPsa08DrX Co4RbZohpkX77xPFAbfbeiE9fa1N0oXQ0EctH5+hyWBSc9mf02mSfkvbtLWrwMZxmbJuP19L ueFReoCP71/IQuN0px+6/lvfsscFsNq0/CgpycCG9rBN6elMBS/zCxKav5HSf/vpmBIJGRjq IR27fbWza/R3Mw8Z4cn5+mf4ErerK4pBoOy3RV/laRQRsLJLy/b/TVSmoT0SYHeJzT964L4t R722bDP187Lybn4noEBK6wOUyAG+6fPFzi/6xej2SRtfAiar/jxGn6NUtA/xPaeHxmp6/kbA 9LmTeIVzJ8HWSY/8KQygv/Al/cAH58YSdTKkSXodIQOwViUTpfUjZgegYeUW61EWcP09YMMp /QIjL3C4GfgfSPnvqR65aA0ycY+yM3wsY9FMs9+WFjK1MFCJfm4xtgVSXNhHHQdAnE8s1gS+ LyQkST04diUxFDC6xJYlJOiOSQQr4IrmB8aPM0tpusjTUmeaU6hGreCc0z9j4TE3hbFmuwK3 aFWP8bdqlyPmhbFQXQISKlnr+yq7dU58MpBAHaPzVeCjZQ1lNRFGTlIRfdrv5bnLKQcA+gHC dQhg9h/UjS7xrvtdm+1yjSxlQxGm110Ci13Sn0b6u4LOOb266im0wgQWumrIiKuyM3e9Jdcj By0lvEuKfl1hkEvof7p2fIOBBfOCTQlYQWl5FhQ+iTfv7JpzLDI3JRsLgcwt9ACPtg23q0AH 1LUrpedluVflp/5PvojjaEgvxQreauLAMplxZr9iTWadhhumc271KcQMt3w7/mjOsB+6h9nQ xc1aOTvuUQca2fzBXRHvswDA3lWoO3lkTuvj7uF+cwLHy/7t6b6WEPbfiCNIMnwOk3uDCJjF IwGMbuRwJMghxjaeOtxgOmrlCu9nyPqvrV8VOTZuD4zyqOELmVafuwdy/CVi+pLkP+GyvdUE zrKlPOQjLUkC3uB/OrY56u9ACi3wxQUqmA0emU7awGXmyyltGwjXIzC6PS8tDGYDi0PRY1fn NQJE5HiNcCeAGqABihKh2PdaK048WMjj/sooPvmCD3cMfQcAZwWry5HNUF51aJm/nLDpXzNp 6uZ6f83p58RdMjU1pfnQC8LFOMnnbvv1AhO53LBzOM9nzLWUQiCkOwloy1YpRYmjHVPjytDt xweqDnWbEIS+0iaWZPufbXStbcC7qqV30wNJWgjqYk6BQvwmE9xMat6dj7mmR4lCkZuhy9Yf HtTrb2m5a0gWwcl5qUp6vs6H8ImRwbx1SUt65j969y7OVTkYhqajvPaA9S7jJe8I2tYhHW8A DHUBjNb2Y0CsLpg3Ym5akdgf0AFDFC8i1yt4gNKgnsc1grpYhaiG7h7jc0CghA6e1A/tlONw LEqXDXpcOP+QTKwKCqaGceKLV1iupoTEcaVerznckG+tJUp6JINeylIMJLni3iY/HMFPyPVO JfsOHYZ9ioMB6eSngdpvIvRkAyzI+9FNfRKV8MkFAWtgaNtp0h0iV31KEootBlw0fBRpAlrB P5eoCvxRsvY5rDutwH3g95JCWlD13aStdEXwfOAwUNucRcakkKRhb103F8dJ1Wp9JzsknR3d oi9fdlKWID1V3S16v/323QyltEvIaxypRyp/iL0GrgMLXTA1h2tWxhJhiquh4r2XvB6vwHBd xY+S/SXTmGzEiK6LN9k3KZD6z0pbea1ViH1uQVjemxVHDinNlVMqiAHHUrW4YYa6hADoXFGj o18FB3zisiVfJQ01J+8cHjhnzuY2NdNslP2IDMzS/wVanEi5UgrBYmjtN0c5KHOrf2NHc8Rv cM7ICpjuvbGT3BWyQ2f3nkcQjAutG7w34oLx8pEOzxFhqIdKspODWa2q104threG1bCdMYff l3vcPD0ru+2BlLwmJCY+mLmBg4h2OEvFAqH2zrmUJdmp50hmLJdJyXXzcGxiqZBZBxzEu2F1 5swjNb43fc4E4P2402bgN0jEzZhnphen/oC63Y3wtaqZayv6XaYWcl38eaZZT1qf+wAjk9AO 8XBMULsRB/+ppaC45b4QJRPP0OBXhjsB9FqwYrIe/03kXsM+Ee9ldBNgpxc3W+ykVQiHaOuB vgUnugNk9ETSn+QqK938f+MInzZJrl0cn3WGoilicN5Qqob6r19m/iSKIeI07Wv0dbu4RHWA R2jRZrTkcEGNlhqrZw3BTLQnSZVNnsR0J3A2I6z+Ytytt6G4xcT8TY4K8kLIyHgitGxXPix8 Mfomd3EIw8LLbNlP1Kk0yvI9RJV+0WZtMaADbTr9hdFmQbJx4Z0OV9RVeefxmC/fSlU7UFe0 WRF+if2ypvbkxDSm1LirzYUDN9yjfklhH+2ACz4dFwzg31b19poxOIU4E3iriHMSoYXoO/tJ l9HGjhvCSvq7oxMwjHKhMyXy/q9nhlRUE5QnkwauC/u6vn9XtNp/OwlsMYm/XEFZDJ3CgeMm IK2fYPfu/v/m0cAMONrC3ykS+K4ZuaLitze5AgWklnuf6xWujNBrBrkgrWv63ahpqIccgRu7 q7q0C6xcJSaV3TzqfPxPJ/OxW5bSvzreusncy/rR5VwZenUVHgtWTkm8rrwx1jqi8lcvwibk TAci4E9xwUfpf0++q5zPbVRyiuo375nqoatUxgNk597YOzfPRp9d2PE1cWirGONUd7ckpbGc PTLkBpzsDy6BeFTzGchsGESHlIHuxnNswhWuyljkYpLK9TDiLz/HktEDURio0vfNqbchS9KI Huo+Kve9T9AwVaFog0efXRU1B5kfYWVs9/LijyaxvhnSx95NgMh7Uei1DsJoOzYD2bFS42Qn EofHQO4lHlD5xzUJvX68y6DMzLsXqyU8MQnSRIaPlJgEJfzBrixuMb/SxytGvuZ+9xzffne5 l71SidJ08mqQBomlYtd3epi+EOvDPkFFmw4Ccusun74PgESbg6iFczS+DxtUihzRfSQodhK6 8XGOFiY/GwDrOINQy2DJiyuYNFCaoXmSjp8HI5He0YF6S2mTMFNE3W+tkm9Vuh1+GSavKUSi y6fTZW/omzNHdhpZtceJgOUaIxLKNi6tZcmwXMyrYNicMoqHX0FGYSiJYTEDsjDribW4EDCG WPvC3xY7HlyfcyhHxwzMXL0JTHC+ev7Zb3ifTQU6aR2qt3aQPNFG43tzNf6ezAFK/9id34IG lSbeA9NSkL4TSaLXIKPNsh2tUdKS+YjzgbNI350j4EfolFXLoym619tODJHL9vbVXGUdUl92 Q8WuUrEJNbRyGuWVN6TpA5qiq2zraVUgrgFtwYgV9DLfNn7jCxCIgb+4p2cbXZJXDfoNVxHn NdOn/w7TVE3XlA4E06SMPgiH8LXEXnNdMkgjZBvVbf1g0sFyoOFVTFtgCAz010LNH4YU1OaZ 2iNoPAj/m5bRuhOtC36tq2xDBOZMv5jicAskl4SSuOVIcciJ/T60zoKASA/KMDavrfYmq9ow 5YVX7Dj0b2PdsFN1PbSfnVOvv0YoWWlvd7hHMR+2edzFisio1CikmQnV/7c8Ebd7MY9Xjzpk cGfHyCZnyHg+SPcOIYR/IoviaNQ2NNRrVCC/syfYeUnaXgPZLPFvpsFfoMLhytTkucR48PWx DC3Tc6CdSQCkI5C/meIZIhemgWdwr05AOEV9B4QYZhGgf9cz1KHOTrdOmEPcea94/qYIZpdl IZGWBmpCyyzrG4CpSGer74QpEGqE/oUJJi7ulAkqEnkVp62F70wC5MrFoFkMm87KfdBcWVjt jhL9ex+3imr+qDpC1+oNNyuyhiXfXSP+Umc/9/kpEpfGvvwvVvcbYRCvjTGekRBgTijC+NiC iXcUNxqFCHvNQawenYQFUJK8R837q7ZIWObYaH9SgldQFGnTLGn+dPu5jJ0bCFNO0xjtiytw 7c0TrbLDDfRnLoYSsMSEktczMDGnY1FZDBe6A4hTYtVfw2ixtZ7rOcfIL6J8Sdqj3AY9uxdL f7nK10lmsLi/t9zq+p/E7J+KQ7539tAyfTt+NFUM/kRNFyahq0TIH/dTSidnKWgCRuZr7xsA r3Cr8UrYAZtuK3DKX+vs0nxT2VSoar/3znIBLOdu6nuStlUKtRJ/RP14WLfD13zs8eDEojC0 NfKAQMMGlGSqBrIqzK8//hhfbUDVKIOQeWk8QAxTzfmlycLYPpITXQ8+CLm74TljQhtycd3Y E/z5IQQQHcy+bfDnSVHXfoxKnEo3GfoIay6jKQs2xHjqLsYYLMa8UzcU7cyQ+GmeY88PaAqI WPMnN3MoL6dg7BWosu4ykz/fM8+6lDzDIGYhjZ+B+Wxi8zs1zOLq2N65eKB7OHHefg18F1OJ 9ZmrCRRhNNi7kp2PlBBtPuNgVNoYDJMiXne3RJOVDRE7AsfZIuAJdQR4yqF6NO4bu06ZzAIq wZOwkzrdG/9tCOlBqW+OXm+93lPaR7KROXN69oWXWzqaIWmjT9lh8eE2bV2qMYg5ddqF0oS0 KBMNgdTCG3cMwOyX/PR40OmvtsJJWfvJO8iW/tg6ULD1BUItBwZ3Z2EQlOTnKJs5AmhcFWv1 0yL/tviNZ/l93E0b4hZSlPM5bfpaW+0+Z12USEyS1JfyzeqcXSBhsvB1fJ95TRQzARxfGe8P VfU8uH88EUtqCVf7IHJzDP0D0/VCR+fCsGTx9/dHwtkAjCi3U9oS7yXbgREG+VAWJaZy/CWn Rg0/WgH2lYEPcJ+bF2s6otqa3BO+nmti7W7PDfHWAUGkmnLfPVXcuJcRsqhUqHCjxSAI1NaJ rVWBX+ULdTiiSb54PKEeaQA0iLfMjs/61igVlkHY5OzNdNzsXJeu0vS24Hus+XL/m7Xq7ymv 1Du+j4bbvXdMqHICoN1tSItk3rNHVl70UFqv2BZIfpzRM/8xUnuizVP6u3Zt06G+aqY3iFpp fH3njzEkEwYGyIG4rY32B0KmXQ34aPWayVEXMFM4JyGxaLNCliNzMc9VYsWHp4qCm2g8SBV+ LFF47u7usWZTiAXYz0wrS8QbV5Yv+tWoRmSYFw69NBi7eXhvjlbmFPId8oMuMuNGUaMimozt vbFv7Q9ACOca2yoxnLPSXixJAx9PVcM0g4PIkDO9JyMJmQ4JlnmgDcOwipBX+K0boGh3s4c4 27cAjW6rj76ut3pMNRUk5lE7qWU9f3zQ4qArr739IDx5EPcnJWvzxg0mEvMmZMRvcXAflsPu 4KJmFbtlNIM0rDOSvwpqfk+knh60Vq77Q7486BDlgOhilKJU5r1v5G1LW7M/f0zmf3h5tfnm Mg6rBFx/9SPmjZuGGSh4C5KTz9eotp2kYc3FNx9az3f3nHlWi2rqDW9gr7GetYnBKe5mbHo1 +0zzjvHaVQPhHqV1ZXZil2JujkILw81l0fL9myZQAFQLINlfW8jRGH+YBlbQpTo+1JZfilVA EiQ27ysd339gwnLP9cx9VGsmFfSTQu659mcdlWBnRSsLlQ1nXCz/aPf7Pe1Y+xyfXn61LbWZ /Dc/7lCkudaTycg/hF9rs8DJMgww61GBnjvm5hLRFX4jdW3WP4B8MRiDLducrjb+yMj21z2H /OxkkPobTeHM0muf8drJ7NK/nmq1bHHuKR6Q/mmM21rNUHHT49UHaP8EeyLiRJUBQarDpg4U lz/4K3+sy4dpzG1LRcQAAAAA7DanFu84su4AAamaAoDbDSgYsTGxxGf7AgAAAAAEWVo= --SWTRyWv/ijrBap1m Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=kernel_selftests KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-headers-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991 2019-02-17 20:19:08 ln -sf /usr/bin/clang-7 /usr/bin/clang 2019-02-17 20:19:08 ln -sf /usr/bin/llc-7 /usr/bin/llc 2019-02-17 20:19:08 make run_tests -C timers make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers' gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm posix_timers.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/posix_timers gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm nanosleep.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/nanosleep gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm nsleep-lat.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/nsleep-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-timer-lat.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-timer-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm mqueue-lat.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/mqueue-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm inconsistency-check.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/inconsistency-check gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm raw_skew.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/raw_skew gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm threadtest.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/threadtest gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm rtcpie.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/rtcpie gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm alarmtimer-suspend.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/alarmtimer-suspend gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm valid-adjtimex.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/valid-adjtimex gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm adjtick.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/adjtick gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm change_skew.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/change_skew gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm skew_consistency.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/skew_consistency gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm clocksource-switch.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/clocksource-switch gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm freq-step.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/freq-step gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm leap-a-day.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/leap-a-day gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm leapcrash.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/leapcrash gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-tai.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-tai gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-2038.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-2038 gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-tz.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers/set-tz TAP version 13 selftests: timers: posix_timers ======================================== Testing posix timers. False negative may happen on CPU execution based timers if other threads run on the CPU... Check itimer virtual... [OK] Check itimer prof... [OK] Check itimer real... [OK] Check timer_create() per thread... [OK] Check timer_create() per process... [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..1 selftests: timers: posix_timers [PASS] selftests: timers: nanosleep ======================================== Nanosleep CLOCK_REALTIME [OK] Nanosleep CLOCK_MONOTONIC [OK] Nanosleep CLOCK_MONOTONIC_RAW [UNSUPPORTED] Nanosleep CLOCK_REALTIME_COARSE [UNSUPPORTED] Nanosleep CLOCK_MONOTONIC_COARSE [UNSUPPORTED] Nanosleep CLOCK_BOOTTIME [OK] Nanosleep CLOCK_REALTIME_ALARM [OK] Nanosleep CLOCK_BOOTTIME_ALARM [OK] Nanosleep CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..2 selftests: timers: nanosleep [PASS] selftests: timers: nsleep-lat ======================================== nsleep latency CLOCK_REALTIME [OK] nsleep latency CLOCK_MONOTONIC [OK] nsleep latency CLOCK_MONOTONIC_RAW [UNSUPPORTED] nsleep latency CLOCK_REALTIME_COARSE [UNSUPPORTED] nsleep latency CLOCK_MONOTONIC_COARSE [UNSUPPORTED] nsleep latency CLOCK_BOOTTIME [OK] nsleep latency CLOCK_REALTIME_ALARM [OK] nsleep latency CLOCK_BOOTTIME_ALARM [OK] nsleep latency CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..3 selftests: timers: nsleep-lat [PASS] selftests: timers: set-timer-lat ======================================== Setting timers for every 1 seconds CLOCK_REALTIME ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME ABSTIME PERIODIC max latency: 108055 ns : [OK] CLOCK_REALTIME RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME RELTIME PERIODIC max latency: 79099 ns : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT max latency: 78646 ns : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME RELTIME ONE-SHOT max latency: 64791 ns : [OK] CLOCK_REALTIME RELTIME ONE-SHOT count: 1 : [OK] CLOCK_MONOTONIC ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_MONOTONIC ABSTIME PERIODIC max latency: 74977 ns : [OK] CLOCK_MONOTONIC RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_MONOTONIC RELTIME PERIODIC max latency: 71429 ns : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT max latency: 65208 ns : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT max latency: 67467 ns : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME ABSTIME PERIODIC max latency: 80590 ns : [OK] CLOCK_BOOTTIME RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME RELTIME PERIODIC max latency: 77761 ns : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT max latency: 94790 ns : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT max latency: 69638 ns : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME_ALARM ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM ABSTIME PERIODIC max latency: 72121 ns : [OK] CLOCK_REALTIME_ALARM RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM RELTIME PERIODIC max latency: 69062 ns : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT max latency: 68319 ns : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT max latency: 35027 ns : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME PERIODIC max latency: 85302 ns : [OK] CLOCK_BOOTTIME_ALARM RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM RELTIME PERIODIC max latency: 77188 ns : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT max latency: 66971 ns : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT max latency: 87441 ns : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT count: 1 : [OK] CLOCK_TAI ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_TAI ABSTIME PERIODIC max latency: 443022 ns : [OK] CLOCK_TAI RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_TAI RELTIME PERIODIC max latency: 82352 ns : [OK] CLOCK_TAI ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_TAI ABSTIME ONE-SHOT max latency: 72309 ns : [OK] CLOCK_TAI ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_TAI RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_TAI RELTIME ONE-SHOT max latency: 62950 ns : [OK] CLOCK_TAI RELTIME ONE-SHOT count: 1 : [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..4 selftests: timers: set-timer-lat [PASS] selftests: timers: mqueue-lat ======================================== Mqueue latency : [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..5 selftests: timers: mqueue-lat [PASS] selftests: timers: inconsistency-check ======================================== Consistent CLOCK_REALTIME [OK] Consistent CLOCK_MONOTONIC [OK] Consistent CLOCK_PROCESS_CPUTIME_ID [OK] Consistent CLOCK_THREAD_CPUTIME_ID [OK] Consistent CLOCK_MONOTONIC_RAW [OK] Consistent CLOCK_REALTIME_COARSE [OK] Consistent CLOCK_MONOTONIC_COARSE [OK] Consistent CLOCK_BOOTTIME [OK] Consistent CLOCK_REALTIME_ALARM [OK] Consistent CLOCK_BOOTTIME_ALARM [OK] Consistent CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..6 selftests: timers: inconsistency-check [PASS] selftests: timers: raw_skew ======================================== Estimating clock drift: 0.0(est) 0.0(act) [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..7 selftests: timers: raw_skew [PASS] selftests: timers: threadtest ======================================== Sun, 17 Feb 2019 20:27:37 +0800 Testing consistency with 8 threads for 30 seconds: [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..8 selftests: timers: threadtest [PASS] selftests: timers: rtcpie ======================================== Periodic IRQ rate is 1024Hz. Counting 20 interrupts at: 2Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 4Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 8Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 16Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 32Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 64Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 *** Test complete *** ok 1..9 selftests: timers: rtcpie [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers' 2019-02-17 20:28:26 make run_tests -C tpm2 make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/tpm2' TAP version 13 selftests: tpm2: test_smoke.sh ======================================== test_seal_with_auth (tpm2_tests.SmokeTest) ... ERROR test_seal_with_policy (tpm2_tests.SmokeTest) ... ERROR test_seal_with_too_long_auth (tpm2_tests.SmokeTest) ... ERROR test_too_short_cmd (tpm2_tests.SmokeTest) ... ERROR test_unseal_with_wrong_auth (tpm2_tests.SmokeTest) ... ERROR test_unseal_with_wrong_policy (tpm2_tests.SmokeTest) ... ERROR ====================================================================== ERROR: test_seal_with_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_seal_with_policy (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_seal_with_too_long_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_too_short_cmd (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_unseal_with_wrong_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ====================================================================== ERROR: test_unseal_with_wrong_policy (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client = tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm = open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ---------------------------------------------------------------------- Ran 6 tests in 0.001s FAILED (errors=6) not ok 1..1 selftests: tpm2: test_smoke.sh [FAIL] selftests: tpm2: test_space.sh ======================================== test_flush_context (tpm2_tests.SpaceTest) ... ERROR test_get_handles (tpm2_tests.SpaceTest) ... ERROR test_invalid_cc (tpm2_tests.SpaceTest) ... ERROR test_make_two_spaces (tpm2_tests.SpaceTest) ... ERROR ====================================================================== ERROR: test_flush_context (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 183, in test_flush_context space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ====================================================================== ERROR: test_get_handles (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 193, in test_get_handles space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ====================================================================== ERROR: test_invalid_cc (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 212, in test_invalid_cc space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ====================================================================== ERROR: test_make_two_spaces (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 169, in test_make_two_spaces space1 = tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm = open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ---------------------------------------------------------------------- Ran 4 tests in 0.001s FAILED (errors=4) not ok 1..2 selftests: tpm2: test_space.sh [FAIL] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/tpm2' uevent test: not in Makefile 2019-02-17 20:28:27 make TARGETS=uevent make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' gcc -Wl,-no-as-needed -Wall uevent_filtering.c -o uevent_filtering make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' 2019-02-17 20:28:27 make run_tests -C uevent make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' TAP version 13 selftests: uevent: uevent_filtering ======================================== add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1697 add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1710 No buffer space available - Failed to receive uevent add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1746 add@/devices/virtual/mem/fullACTION=addDEVPATH=/devices/virtual/mem/fullSUBSYSTEM=memSYNTH_UUID=0MAJOR=1MINOR=7DEVNAME=fullDEVMODE=0666SEQNUM=1756 No buffer space available - Failed to receive uevent [==========] Running 1 tests from 1 test cases. [ RUN ] global.uevent_filtering [ OK ] global.uevent_filtering [==========] 1 / 1 tests passed. [ PASSED ] ok 1..1 selftests: uevent: uevent_filtering [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' 2019-02-17 20:28:29 make run_tests -C user make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/user' TAP version 13 selftests: user: test_user_copy.sh ======================================== user_copy: ok ok 1..1 selftests: user: test_user_copy.sh [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/user' vDSO test: not in Makefile 2019-02-17 20:28:29 make TARGETS=vDSO make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' gcc -std=gnu99 vdso_test.c parse_vdso.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO/vdso_test gcc -std=gnu99 -nostdlib -fno-asynchronous-unwind-tables -fno-stack-protector \ vdso_standalone_test_x86.c parse_vdso.c \ -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO/vdso_standalone_test_x86 make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' 2019-02-17 20:28:29 make run_tests -C vDSO make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' TAP version 13 selftests: vDSO: vdso_test ======================================== The time is 1550406509.594805 ok 1..1 selftests: vDSO: vdso_test [PASS] selftests: vDSO: vdso_standalone_test_x86 ======================================== The time is 1550406509.600906 ok 1..2 selftests: vDSO: vdso_standalone_test_x86 [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' 2019-02-17 20:28:29 make run_tests -C vm make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm' make ARCH=x86 -C ../../../.. headers_install make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991' HOSTCC scripts/basic/fixdep WRAP arch/x86/include/generated/uapi/asm/bpf_perf_event.h WRAP arch/x86/include/generated/uapi/asm/poll.h SYSTBL arch/x86/include/generated/asm/syscalls_32.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_32.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_64.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_x32.h HOSTCC arch/x86/tools/relocs_32.o HOSTCC arch/x86/tools/relocs_64.o HOSTCC arch/x86/tools/relocs_common.o HOSTLD arch/x86/tools/relocs UPD include/generated/uapi/linux/version.h HOSTCC scripts/unifdef INSTALL usr/include/asm-generic/ (37 files) INSTALL usr/include/drm/ (26 files) INSTALL usr/include/linux/ (503 files) INSTALL usr/include/linux/android/ (2 files) INSTALL usr/include/linux/byteorder/ (2 files) INSTALL usr/include/linux/caif/ (2 files) INSTALL usr/include/linux/can/ (6 files) INSTALL usr/include/linux/cifs/ (1 file) INSTALL usr/include/linux/dvb/ (8 files) INSTALL usr/include/linux/genwqe/ (1 file) INSTALL usr/include/linux/hdlc/ (1 file) INSTALL usr/include/linux/hsi/ (2 files) INSTALL usr/include/linux/iio/ (2 files) INSTALL usr/include/linux/isdn/ (1 file) INSTALL usr/include/linux/mmc/ (1 file) INSTALL usr/include/linux/netfilter/ (88 files) INSTALL usr/include/linux/netfilter/ipset/ (4 files) INSTALL usr/include/linux/netfilter_arp/ (2 files) INSTALL usr/include/linux/netfilter_bridge/ (17 files) INSTALL usr/include/linux/netfilter_ipv4/ (9 files) INSTALL usr/include/linux/netfilter_ipv6/ (13 files) INSTALL usr/include/linux/nfsd/ (5 files) INSTALL usr/include/linux/raid/ (2 files) INSTALL usr/include/linux/sched/ (1 file) INSTALL usr/include/linux/spi/ (1 file) INSTALL usr/include/linux/sunrpc/ (1 file) INSTALL usr/include/linux/tc_act/ (15 files) INSTALL usr/include/linux/tc_ematch/ (5 files) INSTALL usr/include/linux/usb/ (13 files) INSTALL usr/include/linux/wimax/ (1 file) INSTALL usr/include/misc/ (2 files) INSTALL usr/include/mtd/ (5 files) INSTALL usr/include/rdma/ (25 files) INSTALL usr/include/rdma/hfi/ (2 files) INSTALL usr/include/scsi/ (5 files) INSTALL usr/include/scsi/fc/ (4 files) INSTALL usr/include/sound/ (16 files) INSTALL usr/include/video/ (3 files) INSTALL usr/include/xen/ (4 files) INSTALL usr/include/asm/ (62 files) make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991' gcc -Wall -I ../../../../usr/include compaction_test.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/compaction_test gcc -Wall -I ../../../../usr/include gup_benchmark.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/gup_benchmark gcc -Wall -I ../../../../usr/include hugepage-mmap.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/hugepage-mmap gcc -Wall -I ../../../../usr/include hugepage-shm.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/hugepage-shm gcc -Wall -I ../../../../usr/include map_hugetlb.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/map_hugetlb gcc -Wall -I ../../../../usr/include map_fixed_noreplace.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/map_fixed_noreplace gcc -Wall -I ../../../../usr/include map_populate.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/map_populate gcc -Wall -I ../../../../usr/include mlock-random-test.c -lrt -lcap -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/mlock-random-test gcc -Wall -I ../../../../usr/include mlock2-tests.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/mlock2-tests gcc -Wall -I ../../../../usr/include on-fault-limit.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/on-fault-limit gcc -Wall -I ../../../../usr/include thuge-gen.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/thuge-gen gcc -Wall -I ../../../../usr/include transhuge-stress.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/transhuge-stress gcc -Wall -I ../../../../usr/include userfaultfd.c -lrt -lpthread -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/userfaultfd gcc -Wall -I ../../../../usr/include va_128TBswitch.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/va_128TBswitch gcc -Wall -I ../../../../usr/include virtual_address_range.c -lrt -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm/virtual_address_range TAP version 13 selftests: vm: run_vmtests ======================================== --------------------- running hugepage-mmap --------------------- Returned address is 0x7f167f600000 First hex is 0 First hex is 3020100 [PASS] -------------------- running hugepage-shm -------------------- shmid: 0x0 shmaddr: 0x7fe58d200000 Starting the writes: ................................................................................................................................................................................................................................................................ Starting the Check...Done. [PASS] ------------------- running map_hugetlb ------------------- Returned address is 0x7f345ba00000 First hex is 0 First hex is 3020100 [PASS] NOTE: The above hugetlb tests provide minimal coverage. Use https://github.com/libhugetlbfs/libhugetlbfs.git for hugetlb regression testing. ------------------- running userfaultfd ------------------- nr_pages: 32768, nr_pages_per_cpu: 16384 bounces: 31, mode: rnd racing ver poll, userfaults: 3978 2107 bounces: 30, mode: racing ver poll, userfaults: 2849 2899 bounces: 29, mode: rnd ver poll, userfaults: 4510 4509 bounces: 28, mode: ver poll, userfaults: 6287 6509 bounces: 27, mode: rnd racing poll, userfaults: 4026 1861 bounces: 26, mode: racing poll, userfaults: 2533 3049 bounces: 25, mode: rnd poll, userfaults: 4496 4627 bounces: 24, mode: poll, userfaults: 6576 6490 bounces: 23, mode: rnd racing ver, userfaults: 4727 4202 bounces: 22, mode: racing ver, userfaults: 5860 5621 bounces: 21, mode: rnd ver, userfaults: 4284 4028 bounces: 20, mode: ver, userfaults: 4920 4256 bounces: 19, mode: rnd racing, userfaults: 5621 2349 bounces: 18, mode: racing, userfaults: 1683 1170 bounces: 17, mode: rnd, userfaults: 5171 5504 bounces: 16, mode:, userfaults: 7026 6895 bounces: 15, mode: rnd racing ver poll, userfaults: 3638 2303 bounces: 14, mode: racing ver poll, userfaults: 565 1029 bounces: 13, mode: rnd ver poll, userfaults: 3694 4300 bounces: 12, mode: ver poll, userfaults: 6684 6430 bounces: 11, mode: rnd racing poll, userfaults: 3292 2242 bounces: 10, mode: racing poll, userfaults: 3979 3985 bounces: 9, mode: rnd poll, userfaults: 4860 4842 bounces: 8, mode: poll, userfaults: 7340 5522 bounces: 7, mode: rnd racing ver, userfaults: 3853 4519 bounces: 6, mode: racing ver, userfaults: 3501 2921 bounces: 5, mode: rnd ver, userfaults: 7766 7163 bounces: 4, mode: ver, userfaults: 6542 5050 bounces: 3, mode: rnd racing, userfaults: 6864 2262 bounces: 2, mode: racing, userfaults: 3593 4596 bounces: 1, mode: rnd, userfaults: 8045 7708 bounces: 0, mode:, userfaults: 3616 2779 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 32768 [PASS] --------------------------- running userfaultfd_hugetlb --------------------------- nr_pages: 64, nr_pages_per_cpu: 32 bounces: 31, mode: rnd racing ver poll, userfaults: 13 16 bounces: 30, mode: racing ver poll, userfaults: 8 12 bounces: 29, mode: rnd ver poll, userfaults: 17 13 bounces: 28, mode: ver poll, userfaults: 7 9 bounces: 27, mode: rnd racing poll, userfaults: 12 13 bounces: 26, mode: racing poll, userfaults: 11 18 bounces: 25, mode: rnd poll, userfaults: 16 17 bounces: 24, mode: poll, userfaults: 11 9 bounces: 23, mode: rnd racing ver, userfaults: 18 14 bounces: 22, mode: racing ver, userfaults: 10 11 bounces: 21, mode: rnd ver, userfaults: 17 17 bounces: 20, mode: ver, userfaults: 17 21 bounces: 19, mode: rnd racing, userfaults: 25 9 bounces: 18, mode: racing, userfaults: 14 10 bounces: 17, mode: rnd, userfaults: 29 6 bounces: 16, mode:, userfaults: 21 10 bounces: 15, mode: rnd racing ver poll, userfaults: 19 15 bounces: 14, mode: racing ver poll, userfaults: 10 8 bounces: 13, mode: rnd ver poll, userfaults: 16 13 bounces: 12, mode: ver poll, userfaults: 9 8 bounces: 11, mode: rnd racing poll, userfaults: 11 17 bounces: 10, mode: racing poll, userfaults: 8 4 bounces: 9, mode: rnd poll, userfaults: 15 7 bounces: 8, mode: poll, userfaults: 16 13 bounces: 7, mode: rnd racing ver, userfaults: 16 12 bounces: 6, mode: racing ver, userfaults: 10 13 bounces: 5, mode: rnd ver, userfaults: 22 15 bounces: 4, mode: ver, userfaults: 16 19 bounces: 3, mode: rnd racing, userfaults: 18 14 bounces: 2, mode: racing, userfaults: 8 3 bounces: 1, mode: rnd, userfaults: 19 12 bounces: 0, mode:, userfaults: 18 17 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 64 [PASS] ------------------------- running userfaultfd_shmem ------------------------- nr_pages: 32768, nr_pages_per_cpu: 16384 bounces: 31, mode: rnd racing ver poll, userfaults: 952 4613 bounces: 30, mode: racing ver poll, userfaults: 5965 933 bounces: 29, mode: rnd ver poll, userfaults: 4657 4474 bounces: 28, mode: ver poll, userfaults: 6737 6219 bounces: 27, mode: rnd racing poll, userfaults: 1540 4608 bounces: 26, mode: racing poll, userfaults: 2828 5560 bounces: 25, mode: rnd poll, userfaults: 4725 5586 bounces: 24, mode: poll, userfaults: 5526 4036 bounces: 23, mode: rnd racing ver, userfaults: 4374 3525 bounces: 22, mode: racing ver, userfaults: 3539 3076 bounces: 21, mode: rnd ver, userfaults: 5589 5200 bounces: 20, mode: ver, userfaults: 2999 2629 bounces: 19, mode: rnd racing, userfaults: 3456 4114 bounces: 18, mode: racing, userfaults: 5309 4279 bounces: 17, mode: rnd, userfaults: 4660 4934 bounces: 16, mode:, userfaults: 4554 4026 bounces: 15, mode: rnd racing ver poll, userfaults: 2651 3165 bounces: 14, mode: racing ver poll, userfaults: 1233 1422 bounces: 13, mode: rnd ver poll, userfaults: 4662 4908 bounces: 12, mode: ver poll, userfaults: 6739 6513 bounces: 11, mode: rnd racing poll, userfaults: 4339 2529 bounces: 10, mode: racing poll, userfaults: 5542 1817 bounces: 9, mode: rnd poll, userfaults: 4980 5655 bounces: 8, mode: poll, userfaults: 4049 4205 bounces: 7, mode: rnd racing ver, userfaults: 4235 3353 bounces: 6, mode: racing ver, userfaults: 4974 4570 bounces: 5, mode: rnd ver, userfaults: 4647 4608 bounces: 4, mode: ver, userfaults: 6322 6365 bounces: 3, mode: rnd racing, userfaults: 6326 2316 bounces: 2, mode: racing, userfaults: 4325 3840 bounces: 1, mode: rnd, userfaults: 5348 5317 bounces: 0, mode:, userfaults: 7319 7321 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 32768 [PASS] ----------------------- running compaction_test ----------------------- [ignored_by_lkp] [PASS] ---------------------- running on-fault-limit ---------------------- [PASS] -------------------- running map_populate -------------------- [PASS] -------------------- running mlock2-tests -------------------- Failed to make faulted page unevictable Failed to make faulted page unevictable Failed to make present page unevictable [FAIL] ----------------------------- running virtual_address_range ----------------------------- [PASS] ----------------------------- running virtual address 128TB switch test ----------------------------- [ignored_by_lkp] [PASS] not ok 1..1 selftests: vm: run_vmtests [FAIL] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm' watchdog test: not in Makefile 2019-02-17 20:28:56 make TARGETS=watchdog make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog' gcc watchdog-test.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog/watchdog-test make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog' ignored_by_lkp watchdog test ignored_by_lkp x86.mov_ss_trap test 2019-02-17 20:28:56 make run_tests -C x86 make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86' gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/single_step_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sysret_ss_attrs_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/syscall_nt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_mremap_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/check_initial_reg_state_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sigreturn_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/iopl_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/mpx-mini-test_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mpx-mini-test.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ioperm_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/protection_keys_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vsyscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/entry_from_vm86_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 entry_from_vm86.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/syscall_arg_fault_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_arg_fault.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_syscall_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_syscall_vdso.c thunks_32.S -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/unwind_vdso_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 unwind_vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_FCMOV_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCMOV.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_FCOMI_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCOMI.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_FISTTP_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FISTTP.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/vdso_restorer_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 vdso_restorer.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ldt_gdt_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ptrace_syscall_32 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c raw_syscall_helper_32.S -lrt -ldl -lm gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/single_step_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_step_syscall.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sysret_ss_attrs_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_attrs.c thunks.S -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/syscall_nt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_mremap_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap_vdso.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/check_initial_reg_state_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUILD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sigreturn_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/iopl_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/mpx-mini-test_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mpx-mini-test.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ioperm_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/protection_keys_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_keys.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vdso_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/test_vsyscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/fsgsbase_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgsbase.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/sysret_rip_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_rip.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ldt_gdt_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86/ptrace_syscall_64 -O2 -g -std=gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscall.c -lrt -ldl TAP version 13 selftests: x86: single_step_syscall_32 ======================================== [RUN] Set TF and check nop [OK] Survived with TF set and 14 traps [RUN] Set TF and check int80 [OK] Survived with TF set and 14 traps [RUN] Set TF and check a fast syscall [OK] Survived with TF set and 43 traps [RUN] Fast syscall with TF cleared [OK] Nothing unexpected happened ok 1..1 selftests: x86: single_step_syscall_32 [PASS] selftests: x86: sysret_ss_attrs_32 ======================================== [RUN] Syscalls followed by SS validation [OK] We survived ok 1..2 selftests: x86: sysret_ss_attrs_32 [PASS] selftests: x86: syscall_nt_32 ======================================== [RUN] Set NT and issue a syscall [OK] The syscall worked and flags are still set [RUN] Set NT|TF and issue a syscall [OK] The syscall worked and flags are still set ok 1..3 selftests: x86: syscall_nt_32 [PASS] selftests: x86: test_mremap_vdso_32 ======================================== AT_SYSINFO_EHDR is 0xf7f0a000 [NOTE] Moving vDSO: [0xf7f0a000, 0xf7f0b000] -> [0xf7f32000, 0xf7f33000] [OK] ok 1..4 selftests: x86: test_mremap_vdso_32 [PASS] selftests: x86: check_initial_reg_state_32 ======================================== [OK] All GPRs except SP are 0 [OK] FLAGS is 0x202 ok 1..5 selftests: x86: check_initial_reg_state_32 [PASS] selftests: x86: sigreturn_32 ======================================== [OK] set_thread_area refused 16-bit data [OK] set_thread_area refused 16-bit data [RUN] Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 64-bit CS (33), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 16-bit SS (3f) [OK] all registers okay [RUN] 64-bit CS (33), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 32-bit CS (23), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 16-bit CS (37), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 64-bit CS (33), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 32-bit CS (23), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 16-bit CS (37), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 32-bit CS (4f), bogus SS (2b) [OK] Got #NP(0x4c) (i.e. LDT index 9, Bus error) [RUN] 32-bit CS (23), bogus SS (57) [OK] Got #GP(0x0) (i.e. Segmentation fault) ok 1..6 selftests: x86: sigreturn_32 [PASS] selftests: x86: iopl_32 ======================================== child: set IOPL to 3 [RUN] child: write to 0x80 [OK] Child succeeded [RUN] parent: write to 0x80 (should fail) [OK] write was denied iopl(3) Drop privileges [RUN] iopl(3) unprivileged but with IOPL==3 [RUN] iopl(0) unprivileged [RUN] iopl(3) unprivileged [OK] Failed as expected ok 1..7 selftests: x86: iopl_32 [PASS] selftests: x86: mpx-mini-test_32 ======================================== processor lacks MPX XSTATE(s), can not run MPX tests XSAVE is supported by HW & OS XSAVE processor supported state mask: 0x7 XSAVE OS supported state mask: 0x7 ok 1..8 selftests: x86: mpx-mini-test_32 [PASS] selftests: x86: ioperm_32 ======================================== [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] child: check that we inherited permissions [OK] outb to 0x80 worked [OK] outb to 0xed failed [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [OK] Child succeeded Drop privileges [RUN] disable 0x80 [OK] it worked [RUN] enable 0x80 again [OK] it failed ok 1..9 selftests: x86: ioperm_32 [PASS] selftests: x86: protection_keys_32 ======================================== has pku: 0 running PKEY tests for unsupported CPU/OS ok 1..10 selftests: x86: protection_keys_32 [PASS] selftests: x86: test_vdso_32 ======================================== Warning: failed to find getcpu in vDSO [RUN] Testing clock_gettime for clock CLOCK_REALTIME (0)... 1550406543.760686908 1550406543.760691882 1550406543.760692427 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC (1)... 620.442148469 620.442148833 620.442149251 [RUN] Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)... 0.000729669 0.000730516 0.000731225 [RUN] Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)... 0.000734202 0.000734861 0.000735552 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)... 620.092138037 620.092138645 620.092139307 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)... 1550406543.760446639 1550406543.760446639 1550406543.760446639 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)... 620.441898638 620.441898638 620.441898638 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME (7)... 620.442169869 620.442170499 620.442171112 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)... 1550406543.760729780 1550406543.760730473 1550406543.760731210 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)... 620.442185511 620.442186204 620.442186909 [RUN] Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)... [OK] No such clock. [RUN] Testing clock_gettime for clock CLOCK_TAI (11)... 1550406543.760740018 1550406543.760740375 1550406543.760740769 [RUN] Testing clock_gettime for clock invalid (-1)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (-2147483648)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (2147483647)... [OK] No such clock. [RUN] Testing gettimeofday... 1550406543.760748 1550406543.760748 1550406543.760749 [OK] timezones match: minuteswest=-480, dsttime=0 [RUN] Testing getcpu... [OK] CPU 0: syscall: cpu 0, node 0 [OK] CPU 1: syscall: cpu 1, node 0 ok 1..11 selftests: x86: test_vdso_32 [PASS] selftests: x86: test_vsyscall_32 ======================================== [NOTE] failed to find getcpu in vDSO [RUN] test gettimeofday() vDSO time offsets: 0.000005 0.000000 [OK] vDSO gettimeofday()'s timeval was okay [RUN] test time() [OK] vDSO time() is okay [RUN] getcpu() on CPU 0 [RUN] getcpu() on CPU 1 ok 1..12 selftests: x86: test_vsyscall_32 [PASS] selftests: x86: entry_from_vm86_32 ======================================== [RUN] #BR from vm86 mode [SKIP] vm86 not supported [RUN] SYSENTER from vm86 mode [SKIP] vm86 not supported [RUN] SYSCALL from vm86 mode [SKIP] vm86 not supported [RUN] STI with VIP set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP set and IF clear from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP and IF set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP clear and IF set from vm86 mode [SKIP] vm86 not supported [RUN] INT3 from vm86 mode [SKIP] vm86 not supported [RUN] int80 from vm86 mode [SKIP] vm86 not supported [RUN] UMIP tests from vm86 mode [SKIP] vm86 not supported [INFO] Result from SMSW:[0x0000] [INFO] Result from SIDT: limit[0x0000]base[0x00000000] [INFO] Result from SGDT: limit[0x0000]base[0x00000000] [PASS] All the results from SMSW are identical. [PASS] All the results from SGDT are identical. [PASS] All the results from SIDT are identical. [RUN] STR instruction from vm86 mode [SKIP] vm86 not supported [RUN] SLDT instruction from vm86 mode [SKIP] vm86 not supported [RUN] Execute null pointer from vm86 mode [SKIP] vm86 not supported ok 1..13 selftests: x86: entry_from_vm86_32 [PASS] selftests: x86: syscall_arg_fault_32 ======================================== [RUN] SYSENTER with invalid state [OK] Seems okay [RUN] SYSCALL with invalid state [SKIP] Illegal instruction ok 1..14 selftests: x86: syscall_arg_fault_32 [PASS] [RUN] #BR from vm86 mode [SKIP] vm86 not supported [RUN] SYSENTER from vm86 mode [SKIP] vm86 not supported [RUN] SYSCALL from vm86 mode [SKIP] vm86 not supported [RUN] STI with VIP set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP set and IF clear from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP and IF set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP clear and IF set from vm86 mode [SKIP] vm86 not supported [RUN] INT3 from vm86 mode [SKIP] vm86 not supported [RUN] int80 from vm86 mode [SKIP] vm86 not supported [RUN] UMIP tests from vm86 mode [SKIP] vm86 not supported [INFO] Result from SMSW:[0x0000] [INFO] Result from SIDT: limit[0x0000]base[0x00000000] [INFO] Result from SGDT: limit[0x0000]base[0x00000000] [PASS] All the results from SMSW are identical. [PASS] All the results from SGDT are identical. [PASS] All the results from SIDT are identical. [RUN] STR instruction from vm86 mode [SKIP] vm86 not supported [RUN] SLDT instruction from vm86 mode [SKIP] vm86 not supported [RUN] Execute null pointer from vm86 mode [SKIP] vm86 not supported selftests: x86: test_syscall_vdso_32 ======================================== [RUN] Executing 6-argument 32-bit syscall via VDSO [WARN] Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c [WARN] Flags after=0000000000200606 id 0 00 d i 0 0 p 1 [WARN] Flags change=00000000000008d1 0 00 o s z 0 a 0 0 c [OK] Arguments are preserved across syscall [NOTE] R11 has changed:0000000000200606 - assuming clobbered by SYSRET insn [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via INT 80 [OK] Arguments are preserved across syscall [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via VDSO [WARN] Flags before=0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c [WARN] Flags after=0000000000200606 id 0 00 d i 0 0 p 1 [WARN] Flags change=00000000000008d1 0 00 o s z 0 a 0 0 c [OK] Arguments are preserved across syscall [NOTE] R11 has changed:0000000000200606 - assuming clobbered by SYSRET insn [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via INT 80 [OK] Arguments are preserved across syscall [OK] R8..R15 did not leak kernel data [RUN] Running tests under ptrace ok 1..15 selftests: x86: test_syscall_vdso_32 [PASS] selftests: x86: unwind_vdso_32 ======================================== AT_SYSINFO is 0xf7fbe940 [OK] AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7fbe000 [RUN] Set TF and check a fast syscall In vsyscall at 0xf7fbe940, returning to 0xf7daa877 SIGTRAP at 0xf7fbe940 0xf7fbe940 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe941 0xf7fbe941 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe942 0xf7fbe942 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe943 0xf7fbe943 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe945 0xf7fbe945 0xf7daa877 [OK] NR = 20, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94a 0xf7fbe94a 0xf7daa877 [OK] NR = 9970, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94b 0xf7fbe94b 0xf7daa877 [OK] NR = 9970, args = 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94c 0xf7fbe94c 0xf7daa877 [OK] NR = 9970, args = 1, 2, 3, 4, 5, 6 Vsyscall is done [OK] All is well ok 1..16 selftests: x86: unwind_vdso_32 [PASS] selftests: x86: test_FCMOV_32 ======================================== [RUN] Testing fcmovCC instructions [OK] fcmovCC ok 1..17 selftests: x86: test_FCMOV_32 [PASS] selftests: x86: test_FCOMI_32 ======================================== [RUN] Testing f[u]comi[p] instructions [OK] f[u]comi[p] ok 1..18 selftests: x86: test_FCOMI_32 [PASS] selftests: x86: test_FISTTP_32 ======================================== [RUN] Testing fisttp instructions [OK] fisttp ok 1..19 selftests: x86: test_FISTTP_32 [PASS] selftests: x86: vdso_restorer_32 ======================================== [OK] SA_SIGINFO handler returned successfully [OK] !SA_SIGINFO handler returned successfully ok 1..20 selftests: x86: vdso_restorer_32 [PASS] selftests: x86: ldt_gdt_32 ======================================== [NOTE] set_thread_area is available; will use GDT index 13 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 1 is invalid [OK] LDT entry 0 is invalid [NOTE] set_thread_area is available; will use GDT index 13 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] Child succeeded [RUN] Test size [DONE] Size test [OK] modify_ldt failure 22 [OK] LDT entry 0 has AR 0x0000F300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x0000F100 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000001 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000000 [OK] LDT entry 0 is invalid [OK] LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF [OK] GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF [OK] LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] LDT entry 0 is invalid [RUN] Cross-CPU LDT invalidation [OK] All 5 iterations succeeded [RUN] Test exec [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A [OK] Child succeeded [OK] Invalidate DS with set_thread_area: new DS = 0x0 [OK] Invalidate ES with set_thread_area: new ES = 0x0 [OK] Invalidate FS with set_thread_area: new FS = 0x0 [OK] Invalidate GS with set_thread_area: new GS = 0x0 ok 1..21 selftests: x86: ldt_gdt_32 [PASS] selftests: x86: ptrace_syscall_32 ======================================== [RUN] Check int80 return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] Check AT_SYSINFO return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] ptrace-induced syscall restart [RUN] SYSEMU [OK] Initial nr and args are correct [RUN] Restart the syscall (ip = 0xf7fb7949) [OK] Restarted nr and args are correct [RUN] Change nr and args and restart the syscall (ip = 0xf7fb7949) [OK] Replacement nr and args are correct [OK] Child exited cleanly [RUN] kernel syscall restart under ptrace [RUN] SYSCALL [OK] Initial nr and args are correct [RUN] SYSCALL [OK] Args after SIGUSR1 are correct (ax = -514) [OK] Child got SIGUSR1 [RUN] Step again [OK] pause(2) restarted correctly ok 1..22 selftests: x86: ptrace_syscall_32 [PASS] selftests: x86: single_step_syscall_64 ======================================== [RUN] Set TF and check nop [OK] Survived with TF set and 9 traps [RUN] Set TF and check syscall-less opportunistic sysret [OK] Survived with TF set and 12 traps [RUN] Set TF and check int80 [OK] Survived with TF set and 9 traps [RUN] Set TF and check a fast syscall [OK] Survived with TF set and 22 traps [RUN] Fast syscall with TF cleared [OK] Nothing unexpected happened ok 1..23 selftests: x86: single_step_syscall_64 [PASS] selftests: x86: sysret_ss_attrs_64 ======================================== [RUN] Syscalls followed by SS validation [OK] We survived ok 1..24 selftests: x86: sysret_ss_attrs_64 [PASS] selftests: x86: syscall_nt_64 ======================================== [RUN] Set NT and issue a syscall [OK] The syscall worked and flags are still set [RUN] Set NT|TF and issue a syscall [OK] The syscall worked and flags are still set ok 1..25 selftests: x86: syscall_nt_64 [PASS] selftests: x86: test_mremap_vdso_64 ======================================== AT_SYSINFO_EHDR is 0x7fff79f20000 [NOTE] Moving vDSO: [0x7fff79f20000, 0x7fff79f21000] -> [0x7fc06a892000, 0x7fc06a893000] [OK] ok 1..26 selftests: x86: test_mremap_vdso_64 [PASS] selftests: x86: check_initial_reg_state_64 ======================================== [OK] All GPRs except SP are 0 [OK] FLAGS is 0x202 ok 1..27 selftests: x86: check_initial_reg_state_64 [PASS] selftests: x86: sigreturn_64 ======================================== [OK] set_thread_area refused 16-bit data [OK] set_thread_area refused 16-bit data [RUN] Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 64-bit CS (33), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 16-bit SS (3f) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) Corrupting SS on return to 64-bit mode [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) Corrupting SS on return to 64-bit mode [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] 64-bit CS (33), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 32-bit CS (23), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 16-bit CS (37), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 64-bit CS (33), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 32-bit CS (23), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 16-bit CS (37), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 32-bit CS (4f), bogus SS (2b) [OK] Got #NP(0x4c) (i.e. LDT index 9, Bus error) [RUN] 32-bit CS (23), bogus SS (57) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] Clear UC_STRICT_RESTORE_SS and corrupt SS [OK] It worked ok 1..28 selftests: x86: sigreturn_64 [PASS] selftests: x86: iopl_64 ======================================== child: set IOPL to 3 [RUN] child: write to 0x80 [OK] Child succeeded [RUN] parent: write to 0x80 (should fail) [OK] write was denied iopl(3) Drop privileges [RUN] iopl(3) unprivileged but with IOPL==3 [RUN] iopl(0) unprivileged [RUN] iopl(3) unprivileged [OK] Failed as expected ok 1..29 selftests: x86: iopl_64 [PASS] selftests: x86: mpx-mini-test_64 ======================================== processor lacks MPX XSTATE(s), can not run MPX tests XSAVE is supported by HW & OS XSAVE processor supported state mask: 0x7 XSAVE OS supported state mask: 0x7 ok 1..30 selftests: x86: mpx-mini-test_64 [PASS] selftests: x86: ioperm_64 ======================================== [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] child: check that we inherited permissions [OK] outb to 0x80 worked [OK] outb to 0xed failed [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [OK] Child succeeded Drop privileges [RUN] disable 0x80 [OK] it worked [RUN] enable 0x80 again [OK] it failed ok 1..31 selftests: x86: ioperm_64 [PASS] selftests: x86: protection_keys_64 ======================================== has pku: 0 running PKEY tests for unsupported CPU/OS ok 1..32 selftests: x86: protection_keys_64 [PASS] selftests: x86: test_vdso_64 ======================================== [RUN] Testing clock_gettime for clock CLOCK_REALTIME (0)... 1550406544.155541322 1550406544.155546385 1550406544.155546918 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC (1)... 620.837001654 620.837002024 620.837002431 [RUN] Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)... 0.000599003 0.000600001 0.000600782 [RUN] Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)... 0.000602893 0.000603666 0.000604448 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)... 620.486989405 620.486990045 620.486990718 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)... 1550406544.154446639 1550406544.154446639 1550406544.154446639 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)... 620.835898638 620.835898638 620.835898638 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME (7)... 620.837019749 620.837020415 620.837021128 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)... 1550406544.155583052 1550406544.156406993 1550406544.156407758 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)... 620.837861931 620.837862678 620.837863421 [RUN] Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)... [OK] No such clock. [RUN] Testing clock_gettime for clock CLOCK_TAI (11)... 1550406544.156416536 1550406544.156416961 1550406544.156417379 [RUN] Testing clock_gettime for clock invalid (-1)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (-2147483648)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (2147483647)... [OK] No such clock. [RUN] Testing gettimeofday... 1550406544.156424 1550406544.156424 1550406544.156424 [OK] timezones match: minuteswest=-480, dsttime=0 [RUN] Testing getcpu... [OK] CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsyscall: cpu 0, node 0 [OK] CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsyscall: cpu 1, node 0 ok 1..33 selftests: x86: test_vdso_64 [PASS] selftests: x86: test_vsyscall_64 ======================================== vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0 [vsyscall] vsyscall permissions are r-x [RUN] test gettimeofday() vDSO time offsets: 0.000004 0.000002 [OK] vDSO gettimeofday()'s timeval was okay vsyscall time offsets: 0.000005 0.000001 [OK] vsyscall gettimeofday()'s timeval was okay [RUN] test time() [OK] vDSO time() is okay [OK] vsyscall time() is okay [RUN] getcpu() on CPU 0 [OK] vDSO reported correct CPU [OK] vDSO reported correct node [OK] vsyscall reported correct CPU [OK] vsyscall reported correct node [RUN] getcpu() on CPU 1 [OK] vDSO reported correct CPU [OK] vDSO reported correct node [OK] vsyscall reported correct CPU [OK] vsyscall reported correct node [RUN] Checking read access to the vsyscall page [OK] got expected result [RUN] checking that vsyscalls are emulated [OK] vsyscalls are emulated (1 instructions in vsyscall page) ok 1..34 selftests: x86: test_vsyscall_64 [PASS] selftests: x86: fsgsbase_64 ======================================== [RUN] ARCH_SET_GS to 0x0 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x1 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x200000000 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x0 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x200000000 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x1 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x0 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x1 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x200000000 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x200000000 then mov 0 to %gs and schedule [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0), clear gs, then manipulate GSBASE in a different thread other thread: using LDT slot 0 [OK] GSBASE remained 0 ok 1..35 selftests: x86: fsgsbase_64 [PASS] selftests: x86: sysret_rip_64 ======================================== [RUN] sigreturn to 0x800000000000 [OK] Got SIGSEGV at RIP=0x800000000000 [RUN] sigreturn to 0x1000000000000 [OK] Got SIGSEGV at RIP=0x1000000000000 [RUN] sigreturn to 0x2000000000000 [OK] Got SIGSEGV at RIP=0x2000000000000 [RUN] sigreturn to 0x4000000000000 [OK] Got SIGSEGV at RIP=0x4000000000000 [RUN] sigreturn to 0x8000000000000 [OK] Got SIGSEGV at RIP=0x8000000000000 [RUN] sigreturn to 0x10000000000000 [OK] Got SIGSEGV at RIP=0x10000000000000 [RUN] sigreturn to 0x20000000000000 [OK] Got SIGSEGV at RIP=0x20000000000000 [RUN] sigreturn to 0x40000000000000 [OK] Got SIGSEGV at RIP=0x40000000000000 [RUN] sigreturn to 0x80000000000000 [OK] Got SIGSEGV at RIP=0x80000000000000 [RUN] sigreturn to 0x100000000000000 [OK] Got SIGSEGV at RIP=0x100000000000000 [RUN] sigreturn to 0x200000000000000 [OK] Got SIGSEGV at RIP=0x200000000000000 [RUN] sigreturn to 0x400000000000000 [OK] Got SIGSEGV at RIP=0x400000000000000 [RUN] sigreturn to 0x800000000000000 [OK] Got SIGSEGV at RIP=0x800000000000000 [RUN] sigreturn to 0x1000000000000000 [OK] Got SIGSEGV at RIP=0x1000000000000000 [RUN] sigreturn to 0x2000000000000000 [OK] Got SIGSEGV at RIP=0x2000000000000000 [RUN] sigreturn to 0x4000000000000000 [OK] Got SIGSEGV at RIP=0x4000000000000000 [RUN] sigreturn to 0x8000000000000000 [OK] Got SIGSEGV at RIP=0x8000000000000000 [RUN] Trying a SYSCALL that falls through to 0x7fffffffe000 [OK] We survived [RUN] Trying a SYSCALL that falls through to 0x7ffffffff000 [OK] We survived [RUN] Trying a SYSCALL that falls through to 0x800000000000 [OK] mremap to 0x7ffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xfffffffff000 [OK] mremap to 0xffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x1000000000000 [OK] mremap to 0xfffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1fffffffff000 [OK] mremap to 0x1ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x2000000000000 [OK] mremap to 0x1fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3fffffffff000 [OK] mremap to 0x3ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x4000000000000 [OK] mremap to 0x3fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7fffffffff000 [OK] mremap to 0x7ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x8000000000000 [OK] mremap to 0x7fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xffffffffff000 [OK] mremap to 0xfffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x10000000000000 [OK] mremap to 0xffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1ffffffffff000 [OK] mremap to 0x1fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x20000000000000 [OK] mremap to 0x1ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3ffffffffff000 [OK] mremap to 0x3fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x40000000000000 [OK] mremap to 0x3ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7ffffffffff000 [OK] mremap to 0x7fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x80000000000000 [OK] mremap to 0x7ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xfffffffffff000 [OK] mremap to 0xffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x100000000000000 [OK] mremap to 0xfffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1fffffffffff000 [OK] mremap to 0x1ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x200000000000000 [OK] mremap to 0x1fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3fffffffffff000 [OK] mremap to 0x3ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x400000000000000 [OK] mremap to 0x3fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7fffffffffff000 [OK] mremap to 0x7ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x800000000000000 [OK] mremap to 0x7fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xffffffffffff000 [OK] mremap to 0xfffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x1000000000000000 [OK] mremap to 0xffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1ffffffffffff000 [OK] mremap to 0x1fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x2000000000000000 [OK] mremap to 0x1ffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3ffffffffffff000 [OK] mremap to 0x3fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x4000000000000000 [OK] mremap to 0x3ffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7ffffffffffff000 [OK] mremap to 0x7fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x8000000000000000 [OK] mremap to 0x7ffffffffffff000 failed ok 1..36 selftests: x86: sysret_rip_64 [PASS] selftests: x86: ldt_gdt_64 ======================================== [NOTE] set_thread_area is available; will use GDT index 12 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 1 is invalid [OK] LDT entry 0 is invalid [NOTE] set_thread_area is available; will use GDT index 12 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] Child succeeded [RUN] Test size [DONE] Size test [OK] modify_ldt failure 22 [OK] LDT entry 0 has AR 0x0000F300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x0000F100 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000001 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000000 [OK] LDT entry 0 is invalid [OK] LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF [OK] LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] LDT entry 0 is invalid [RUN] Cross-CPU LDT invalidation [OK] All 5 iterations succeeded [RUN] Test exec [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A [OK] Child succeeded [OK] Invalidate DS with set_thread_area: new DS = 0x0 [OK] Invalidate ES with set_thread_area: new ES = 0x0 [OK] Invalidate FS with set_thread_area: new FS = 0x0 [OK] New FSBASE was zero [OK] Invalidate GS with set_thread_area: new GS = 0x0 [OK] New GSBASE was zero ok 1..37 selftests: x86: ldt_gdt_64 [PASS] selftests: x86: ptrace_syscall_64 ======================================== [RUN] Check int80 return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] ptrace-induced syscall restart [RUN] SYSEMU [OK] Initial nr and args are correct [RUN] Restart the syscall (ip = 0x7fd96d28b309) [OK] Restarted nr and args are correct [RUN] Change nr and args and restart the syscall (ip = 0x7fd96d28b309) [OK] Replacement nr and args are correct [OK] Child exited cleanly [RUN] kernel syscall restart under ptrace [RUN] SYSCALL [OK] Initial nr and args are correct [RUN] SYSCALL [OK] Args after SIGUSR1 are correct (ax = -514) [OK] Child got SIGUSR1 [RUN] Step again [OK] pause(2) restarted correctly ok 1..38 selftests: x86: ptrace_syscall_64 [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86' ignored_by_lkp zram test --SWTRyWv/ijrBap1m-- From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: multipart/mixed; boundary="===============2871883783618193533==" MIME-Version: 1.0 From: kernel test robot To: lkp@lists.01.org Subject: [selftests] 60b119cae8: kernel_selftests.tpm2.test_smoke.sh.fail Date: Mon, 18 Feb 2019 10:16:18 +0800 Message-ID: <20190218021618.GF29177@shao2-debian> In-Reply-To: <20190204131640.11429-1-jarkko.sakkinen@linux.intel.com> List-Id: --===============2871883783618193533== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable FYI, we noticed the following commit (built with gcc-7): commit: 60b119cae86ecb300fa50fd107122e3568156991 ("[PATCH v3] selftests: ad= d TPM 2.0 tests") url: https://github.com/0day-ci/linux/commits/Jarkko-Sakkinen/selftests-add= -TPM-2-0-tests/20190206-002609 base: https://git.kernel.org/cgit/linux/kernel/git/shuah/linux-kselftest.gi= t next in testcase: kernel_selftests with following parameters: group: kselftests-03 test-description: The kernel contains a set of "self tests" under the tools= /testing/selftests/ directory. These are intended to be small unit tests to= exercise individual code paths in the kernel. test-url: https://www.kernel.org/doc/Documentation/kselftest.txt on test machine: qemu-system-x86_64 -enable-kvm -cpu SandyBridge -smp 2 -m = 4G caused below changes (please refer to attached dmesg/kmsg for entire log/ba= cktrace): KERNEL SELFTESTS: linux_headers_dir is /usr/src/linux-headers-x86_64-rhel-7= .2-60b119cae86ecb300fa50fd107122e3568156991 2019-02-17 20:19:08 ln -sf /usr/bin/clang-7 /usr/bin/clang 2019-02-17 20:19:08 ln -sf /usr/bin/llc-7 /usr/bin/llc 2019-02-17 20:19:08 make run_tests -C timers make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/timers' gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm posix_timers.c -o /us= r/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e35681569= 91/tools/testing/selftests/timers/posix_timers gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm nanosleep.c -o /usr/s= rc/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/= tools/testing/selftests/timers/nanosleep gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm nsleep-lat.c -o /usr/= src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991= /tools/testing/selftests/timers/nsleep-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-timer-lat.c -o /u= sr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156= 991/tools/testing/selftests/timers/set-timer-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm mqueue-lat.c -o /usr/= src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991= /tools/testing/selftests/timers/mqueue-lat gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm inconsistency-check.c = -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3= 568156991/tools/testing/selftests/timers/inconsistency-check gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm raw_skew.c -o /usr/sr= c/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/t= ools/testing/selftests/timers/raw_skew gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm threadtest.c -o /usr/= src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991= /tools/testing/selftests/timers/threadtest gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm rtcpie.c -o /usr/src/= perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/too= ls/testing/selftests/timers/rtcpie gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm alarmtimer-suspend.c = -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e35= 68156991/tools/testing/selftests/timers/alarmtimer-suspend gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm valid-adjtimex.c -o /= usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e356815= 6991/tools/testing/selftests/timers/valid-adjtimex gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm adjtick.c -o /usr/src= /perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/to= ols/testing/selftests/timers/adjtick gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm change_skew.c -o /usr= /src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e356815699= 1/tools/testing/selftests/timers/change_skew gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm skew_consistency.c -o= /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568= 156991/tools/testing/selftests/timers/skew_consistency gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm clocksource-switch.c = -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e35= 68156991/tools/testing/selftests/timers/clocksource-switch gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm freq-step.c -o /usr/s= rc/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/= tools/testing/selftests/timers/freq-step gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm leap-a-day.c -o /usr/= src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991= /tools/testing/selftests/timers/leap-a-day gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm leapcrash.c -o /usr/s= rc/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/= tools/testing/selftests/timers/leapcrash gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-tai.c -o /usr/src= /perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/to= ols/testing/selftests/timers/set-tai gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-2038.c -o /usr/sr= c/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/t= ools/testing/selftests/timers/set-2038 gcc -O3 -Wl,-no-as-needed -Wall -lrt -lpthread -lm set-tz.c -o /usr/src/= perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/too= ls/testing/selftests/timers/set-tz TAP version 13 selftests: timers: posix_timers =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Testing posix timers. False negative may happen on CPU execution = based timers if other threads run on the CPU... Check itimer virtual... [OK] Check itimer prof... [OK] Check itimer real... [OK] Check timer_create() per thread... [OK] Check timer_create() per process... [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..1 selftests: timers: posix_timers [PASS] selftests: timers: nanosleep =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Nanosleep CLOCK_REALTIME [OK] Nanosleep CLOCK_MONOTONIC [OK] Nanosleep CLOCK_MONOTONIC_RAW [UNSUPPORTED] Nanosleep CLOCK_REALTIME_COARSE [UNSUPPORTED] Nanosleep CLOCK_MONOTONIC_COARSE [UNSUPPORTED] Nanosleep CLOCK_BOOTTIME [OK] Nanosleep CLOCK_REALTIME_ALARM [OK] Nanosleep CLOCK_BOOTTIME_ALARM [OK] Nanosleep CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..2 selftests: timers: nanosleep [PASS] selftests: timers: nsleep-lat =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D nsleep latency CLOCK_REALTIME [OK] nsleep latency CLOCK_MONOTONIC [OK] nsleep latency CLOCK_MONOTONIC_RAW [UNSUPPORTED] nsleep latency CLOCK_REALTIME_COARSE [UNSUPPORTED] nsleep latency CLOCK_MONOTONIC_COARSE [UNSUPPORTED] nsleep latency CLOCK_BOOTTIME [OK] nsleep latency CLOCK_REALTIME_ALARM [OK] nsleep latency CLOCK_BOOTTIME_ALARM [OK] nsleep latency CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..3 selftests: timers: nsleep-lat [PASS] selftests: timers: set-timer-lat =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Setting timers for every 1 seconds CLOCK_REALTIME ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME ABSTIME PERIODIC max latency: 108055 ns : [OK] CLOCK_REALTIME RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME RELTIME PERIODIC max latency: 79099 ns : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT max latency: 78646 ns : [OK] CLOCK_REALTIME ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME RELTIME ONE-SHOT max latency: 64791 ns : [OK] CLOCK_REALTIME RELTIME ONE-SHOT count: 1 : [OK] CLOCK_MONOTONIC ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_MONOTONIC ABSTIME PERIODIC max latency: 74977 ns : [OK] CLOCK_MONOTONIC RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_MONOTONIC RELTIME PERIODIC max latency: 71429 ns : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT max latency: 65208 ns : [OK] CLOCK_MONOTONIC ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT max latency: 67467 ns : [OK] CLOCK_MONOTONIC RELTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME ABSTIME PERIODIC max latency: 80590 ns : [OK] CLOCK_BOOTTIME RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME RELTIME PERIODIC max latency: 77761 ns : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT max latency: 94790 ns : [OK] CLOCK_BOOTTIME ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT max latency: 69638 ns : [OK] CLOCK_BOOTTIME RELTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME_ALARM ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM ABSTIME PERIODIC max latency: 72121 ns : [OK] CLOCK_REALTIME_ALARM RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM RELTIME PERIODIC max latency: 69062 ns : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT max latency: 68319 ns : [OK] CLOCK_REALTIME_ALARM ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT max latency: 35027 ns : [OK] CLOCK_REALTIME_ALARM RELTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME PERIODIC max latency: 85302 ns : [OK] CLOCK_BOOTTIME_ALARM RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM RELTIME PERIODIC max latency: 77188 ns : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT max latency: 66971 ns : [OK] CLOCK_BOOTTIME_ALARM ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT max latency: 87441 ns : [OK] CLOCK_BOOTTIME_ALARM RELTIME ONE-SHOT count: 1 : [OK] CLOCK_TAI ABSTIME PERIODIC timer fired early: 0 : [OK] CLOCK_TAI ABSTIME PERIODIC max latency: 443022 ns : [OK] CLOCK_TAI RELTIME PERIODIC timer fired early: 0 : [OK] CLOCK_TAI RELTIME PERIODIC max latency: 82352 ns : [OK] CLOCK_TAI ABSTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_TAI ABSTIME ONE-SHOT max latency: 72309 ns : [OK] CLOCK_TAI ABSTIME ONE-SHOT count: 1 : [OK] CLOCK_TAI RELTIME ONE-SHOT timer fired early: 0 : [OK] CLOCK_TAI RELTIME ONE-SHOT max latency: 62950 ns : [OK] CLOCK_TAI RELTIME ONE-SHOT count: 1 : [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..4 selftests: timers: set-timer-lat [PASS] selftests: timers: mqueue-lat =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Mqueue latency : [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..5 selftests: timers: mqueue-lat [PASS] selftests: timers: inconsistency-check =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Consistent CLOCK_REALTIME [OK] Consistent CLOCK_MONOTONIC [OK] Consistent CLOCK_PROCESS_CPUTIME_ID [OK] Consistent CLOCK_THREAD_CPUTIME_ID [OK] Consistent CLOCK_MONOTONIC_RAW [OK] Consistent CLOCK_REALTIME_COARSE [OK] Consistent CLOCK_MONOTONIC_COARSE [OK] Consistent CLOCK_BOOTTIME [OK] Consistent CLOCK_REALTIME_ALARM [OK] Consistent CLOCK_BOOTTIME_ALARM [OK] Consistent CLOCK_TAI [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..6 selftests: timers: inconsistency-check [PASS] selftests: timers: raw_skew =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Estimating clock drift: 0.0(est) 0.0(act) [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..7 selftests: timers: raw_skew [PASS] selftests: timers: threadtest =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Sun, 17 Feb 2019 20:27:37 +0800 Testing consistency with 8 threads for 30 seconds: [OK] Pass 0 Fail 0 Xfail 0 Xpass 0 Skip 0 Error 0 1..0 ok 1..8 selftests: timers: threadtest [PASS] selftests: timers: rtcpie =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Periodic IRQ rate is 1024Hz. Counting 20 interrupts at: 2Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 4Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 8Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 16Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 32Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 64Hz: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 *** Test complete *** ok 1..9 selftests: timers: rtcpie [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/timers' 2019-02-17 20:28:26 make run_tests -C tpm2 make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/tpm2' TAP version 13 selftests: tpm2: test_smoke.sh =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D test_seal_with_auth (tpm2_tests.SmokeTest) ... ERROR test_seal_with_policy (tpm2_tests.SmokeTest) ... ERROR test_seal_with_too_long_auth (tpm2_tests.SmokeTest) ... ERROR test_too_short_cmd (tpm2_tests.SmokeTest) ... ERROR test_unseal_with_wrong_auth (tpm2_tests.SmokeTest) ... ERROR test_unseal_with_wrong_policy (tpm2_tests.SmokeTest) ... ERROR =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_seal_with_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client =3D tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm =3D open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_seal_with_policy (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client =3D tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm =3D open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_seal_with_too_long_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client =3D tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm =3D open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_too_short_cmd (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client =3D tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm =3D open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_unseal_with_wrong_auth (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client =3D tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm =3D open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_unseal_with_wrong_policy (tpm2_tests.SmokeTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 15, in setUp self.client =3D tpm2.Client() File "tpm2.py", line 360, in __init__ self.tpm =3D open('/dev/tpm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpm0' ---------------------------------------------------------------------- Ran 6 tests in 0.001s FAILED (errors=3D6) not ok 1..1 selftests: tpm2: test_smoke.sh [FAIL] selftests: tpm2: test_space.sh =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D test_flush_context (tpm2_tests.SpaceTest) ... ERROR test_get_handles (tpm2_tests.SpaceTest) ... ERROR test_invalid_cc (tpm2_tests.SpaceTest) ... ERROR test_make_two_spaces (tpm2_tests.SpaceTest) ... ERROR =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_flush_context (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 183, in test_flush_context space1 =3D tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm =3D open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_get_handles (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 193, in test_get_handles space1 =3D tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm =3D open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_invalid_cc (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 212, in test_invalid_cc space1 =3D tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm =3D open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D ERROR: test_make_two_spaces (tpm2_tests.SpaceTest) ---------------------------------------------------------------------- Traceback (most recent call last): File "tpm2_tests.py", line 169, in test_make_two_spaces space1 =3D tpm2.Client(tpm2.Client.FLAG_SPACE) File "tpm2.py", line 362, in __init__ self.tpm =3D open('/dev/tpmrm0', 'r+b') IOError: [Errno 2] No such file or directory: '/dev/tpmrm0' ---------------------------------------------------------------------- Ran 4 tests in 0.001s FAILED (errors=3D4) not ok 1..2 selftests: tpm2: test_space.sh [FAIL] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/tpm2' uevent test: not in Makefile 2019-02-17 20:28:27 make TARGETS=3Duevent make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119= cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' gcc -Wl,-no-as-needed -Wall uevent_filtering.c -o uevent_filtering make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119c= ae86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' 2019-02-17 20:28:27 make run_tests -C uevent make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' TAP version 13 selftests: uevent: uevent_filtering =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D add@/devices/virtual/mem/fullACTION=3DaddDEVPATH=3D/devices/virtual/mem/ful= lSUBSYSTEM=3DmemSYNTH_UUID=3D0MAJOR=3D1MINOR=3D7DEVNAME=3DfullDEVMODE=3D066= 6SEQNUM=3D1697 add@/devices/virtual/mem/fullACTION=3DaddDEVPATH=3D/devices/virtual/mem/ful= lSUBSYSTEM=3DmemSYNTH_UUID=3D0MAJOR=3D1MINOR=3D7DEVNAME=3DfullDEVMODE=3D066= 6SEQNUM=3D1710 No buffer space available - Failed to receive uevent add@/devices/virtual/mem/fullACTION=3DaddDEVPATH=3D/devices/virtual/mem/ful= lSUBSYSTEM=3DmemSYNTH_UUID=3D0MAJOR=3D1MINOR=3D7DEVNAME=3DfullDEVMODE=3D066= 6SEQNUM=3D1746 add@/devices/virtual/mem/fullACTION=3DaddDEVPATH=3D/devices/virtual/mem/ful= lSUBSYSTEM=3DmemSYNTH_UUID=3D0MAJOR=3D1MINOR=3D7DEVNAME=3DfullDEVMODE=3D066= 6SEQNUM=3D1756 No buffer space available - Failed to receive uevent [=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D] Running 1 tests from 1 test cases. [ RUN ] global.uevent_filtering [ OK ] global.uevent_filtering [=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D] 1 / 1 tests passed. [ PASSED ] ok 1..1 selftests: uevent: uevent_filtering [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/uevent' 2019-02-17 20:28:29 make run_tests -C user make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/user' TAP version 13 selftests: user: test_user_copy.sh =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D user_copy: ok ok 1..1 selftests: user: test_user_copy.sh [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/user' vDSO test: not in Makefile 2019-02-17 20:28:29 make TARGETS=3DvDSO make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119= cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' gcc -std=3Dgnu99 vdso_test.c parse_vdso.c -o /usr/src/perf_selftests-x8= 6_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/testing/selfte= sts/vDSO/vdso_test gcc -std=3Dgnu99 -nostdlib -fno-asynchronous-unwind-tables -fno-stack-prote= ctor \ vdso_standalone_test_x86.c parse_vdso.c \ -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3= 568156991/tools/testing/selftests/vDSO/vdso_standalone_test_x86 make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119c= ae86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' 2019-02-17 20:28:29 make run_tests -C vDSO make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' TAP version 13 selftests: vDSO: vdso_test =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D The time is 1550406509.594805 ok 1..1 selftests: vDSO: vdso_test [PASS] selftests: vDSO: vdso_standalone_test_x86 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D The time is 1550406509.600906 ok 1..2 selftests: vDSO: vdso_standalone_test_x86 [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/vDSO' 2019-02-17 20:28:29 make run_tests -C vm make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/vm' make ARCH=3Dx86 -C ../../../.. headers_install make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119= cae86ecb300fa50fd107122e3568156991' HOSTCC scripts/basic/fixdep WRAP arch/x86/include/generated/uapi/asm/bpf_perf_event.h WRAP arch/x86/include/generated/uapi/asm/poll.h SYSTBL arch/x86/include/generated/asm/syscalls_32.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_32.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_64.h SYSHDR arch/x86/include/generated/uapi/asm/unistd_x32.h HOSTCC arch/x86/tools/relocs_32.o HOSTCC arch/x86/tools/relocs_64.o HOSTCC arch/x86/tools/relocs_common.o HOSTLD arch/x86/tools/relocs UPD include/generated/uapi/linux/version.h HOSTCC scripts/unifdef INSTALL usr/include/asm-generic/ (37 files) INSTALL usr/include/drm/ (26 files) INSTALL usr/include/linux/ (503 files) INSTALL usr/include/linux/android/ (2 files) INSTALL usr/include/linux/byteorder/ (2 files) INSTALL usr/include/linux/caif/ (2 files) INSTALL usr/include/linux/can/ (6 files) INSTALL usr/include/linux/cifs/ (1 file) INSTALL usr/include/linux/dvb/ (8 files) INSTALL usr/include/linux/genwqe/ (1 file) INSTALL usr/include/linux/hdlc/ (1 file) INSTALL usr/include/linux/hsi/ (2 files) INSTALL usr/include/linux/iio/ (2 files) INSTALL usr/include/linux/isdn/ (1 file) INSTALL usr/include/linux/mmc/ (1 file) INSTALL usr/include/linux/netfilter/ (88 files) INSTALL usr/include/linux/netfilter/ipset/ (4 files) INSTALL usr/include/linux/netfilter_arp/ (2 files) INSTALL usr/include/linux/netfilter_bridge/ (17 files) INSTALL usr/include/linux/netfilter_ipv4/ (9 files) INSTALL usr/include/linux/netfilter_ipv6/ (13 files) INSTALL usr/include/linux/nfsd/ (5 files) INSTALL usr/include/linux/raid/ (2 files) INSTALL usr/include/linux/sched/ (1 file) INSTALL usr/include/linux/spi/ (1 file) INSTALL usr/include/linux/sunrpc/ (1 file) INSTALL usr/include/linux/tc_act/ (15 files) INSTALL usr/include/linux/tc_ematch/ (5 files) INSTALL usr/include/linux/usb/ (13 files) INSTALL usr/include/linux/wimax/ (1 file) INSTALL usr/include/misc/ (2 files) INSTALL usr/include/mtd/ (5 files) INSTALL usr/include/rdma/ (25 files) INSTALL usr/include/rdma/hfi/ (2 files) INSTALL usr/include/scsi/ (5 files) INSTALL usr/include/scsi/fc/ (4 files) INSTALL usr/include/sound/ (16 files) INSTALL usr/include/video/ (3 files) INSTALL usr/include/xen/ (4 files) INSTALL usr/include/asm/ (62 files) make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119c= ae86ecb300fa50fd107122e3568156991' gcc -Wall -I ../../../../usr/include compaction_test.c -lrt -o /usr/src= /perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/to= ols/testing/selftests/vm/compaction_test gcc -Wall -I ../../../../usr/include gup_benchmark.c -lrt -o /usr/src/p= erf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tool= s/testing/selftests/vm/gup_benchmark gcc -Wall -I ../../../../usr/include hugepage-mmap.c -lrt -o /usr/src/p= erf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tool= s/testing/selftests/vm/hugepage-mmap gcc -Wall -I ../../../../usr/include hugepage-shm.c -lrt -o /usr/src/pe= rf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools= /testing/selftests/vm/hugepage-shm gcc -Wall -I ../../../../usr/include map_hugetlb.c -lrt -o /usr/src/per= f_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/= testing/selftests/vm/map_hugetlb gcc -Wall -I ../../../../usr/include map_fixed_noreplace.c -lrt -o /usr= /src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e356815699= 1/tools/testing/selftests/vm/map_fixed_noreplace gcc -Wall -I ../../../../usr/include map_populate.c -lrt -o /usr/src/pe= rf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools= /testing/selftests/vm/map_populate gcc -Wall -I ../../../../usr/include mlock-random-test.c -lrt -lcap -o = /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e35681= 56991/tools/testing/selftests/vm/mlock-random-test gcc -Wall -I ../../../../usr/include mlock2-tests.c -lrt -o /usr/src/pe= rf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools= /testing/selftests/vm/mlock2-tests gcc -Wall -I ../../../../usr/include on-fault-limit.c -lrt -o /usr/src/= perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/too= ls/testing/selftests/vm/on-fault-limit gcc -Wall -I ../../../../usr/include thuge-gen.c -lrt -o /usr/src/perf_= selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/tools/te= sting/selftests/vm/thuge-gen gcc -Wall -I ../../../../usr/include transhuge-stress.c -lrt -o /usr/sr= c/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/t= ools/testing/selftests/vm/transhuge-stress gcc -Wall -I ../../../../usr/include userfaultfd.c -lrt -lpthread -o /u= sr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156= 991/tools/testing/selftests/vm/userfaultfd gcc -Wall -I ../../../../usr/include va_128TBswitch.c -lrt -o /usr/src/= perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156991/too= ls/testing/selftests/vm/va_128TBswitch gcc -Wall -I ../../../../usr/include virtual_address_range.c -lrt -o /u= sr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd107122e3568156= 991/tools/testing/selftests/vm/virtual_address_range TAP version 13 selftests: vm: run_vmtests =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D --------------------- running hugepage-mmap --------------------- Returned address is 0x7f167f600000 First hex is 0 First hex is 3020100 [PASS] -------------------- running hugepage-shm -------------------- shmid: 0x0 shmaddr: 0x7fe58d200000 Starting the writes: ...........................................................................= ...........................................................................= ...........................................................................= ............................... Starting the Check...Done. [PASS] ------------------- running map_hugetlb ------------------- Returned address is 0x7f345ba00000 First hex is 0 First hex is 3020100 [PASS] NOTE: The above hugetlb tests provide minimal coverage. Use https://github.com/libhugetlbfs/libhugetlbfs.git for hugetlb regression testing. ------------------- running userfaultfd ------------------- nr_pages: 32768, nr_pages_per_cpu: 16384 bounces: 31, mode: rnd racing ver poll, userfaults: 3978 2107 bounces: 30, mode: racing ver poll, userfaults: 2849 2899 bounces: 29, mode: rnd ver poll, userfaults: 4510 4509 bounces: 28, mode: ver poll, userfaults: 6287 6509 bounces: 27, mode: rnd racing poll, userfaults: 4026 1861 bounces: 26, mode: racing poll, userfaults: 2533 3049 bounces: 25, mode: rnd poll, userfaults: 4496 4627 bounces: 24, mode: poll, userfaults: 6576 6490 bounces: 23, mode: rnd racing ver, userfaults: 4727 4202 bounces: 22, mode: racing ver, userfaults: 5860 5621 bounces: 21, mode: rnd ver, userfaults: 4284 4028 bounces: 20, mode: ver, userfaults: 4920 4256 bounces: 19, mode: rnd racing, userfaults: 5621 2349 bounces: 18, mode: racing, userfaults: 1683 1170 bounces: 17, mode: rnd, userfaults: 5171 5504 bounces: 16, mode:, userfaults: 7026 6895 bounces: 15, mode: rnd racing ver poll, userfaults: 3638 2303 bounces: 14, mode: racing ver poll, userfaults: 565 1029 bounces: 13, mode: rnd ver poll, userfaults: 3694 4300 bounces: 12, mode: ver poll, userfaults: 6684 6430 bounces: 11, mode: rnd racing poll, userfaults: 3292 2242 bounces: 10, mode: racing poll, userfaults: 3979 3985 bounces: 9, mode: rnd poll, userfaults: 4860 4842 bounces: 8, mode: poll, userfaults: 7340 5522 bounces: 7, mode: rnd racing ver, userfaults: 3853 4519 bounces: 6, mode: racing ver, userfaults: 3501 2921 bounces: 5, mode: rnd ver, userfaults: 7766 7163 bounces: 4, mode: ver, userfaults: 6542 5050 bounces: 3, mode: rnd racing, userfaults: 6864 2262 bounces: 2, mode: racing, userfaults: 3593 4596 bounces: 1, mode: rnd, userfaults: 8045 7708 bounces: 0, mode:, userfaults: 3616 2779 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 32768 [PASS] --------------------------- running userfaultfd_hugetlb --------------------------- nr_pages: 64, nr_pages_per_cpu: 32 bounces: 31, mode: rnd racing ver poll, userfaults: 13 16 bounces: 30, mode: racing ver poll, userfaults: 8 12 bounces: 29, mode: rnd ver poll, userfaults: 17 13 bounces: 28, mode: ver poll, userfaults: 7 9 bounces: 27, mode: rnd racing poll, userfaults: 12 13 bounces: 26, mode: racing poll, userfaults: 11 18 bounces: 25, mode: rnd poll, userfaults: 16 17 bounces: 24, mode: poll, userfaults: 11 9 bounces: 23, mode: rnd racing ver, userfaults: 18 14 bounces: 22, mode: racing ver, userfaults: 10 11 bounces: 21, mode: rnd ver, userfaults: 17 17 bounces: 20, mode: ver, userfaults: 17 21 bounces: 19, mode: rnd racing, userfaults: 25 9 bounces: 18, mode: racing, userfaults: 14 10 bounces: 17, mode: rnd, userfaults: 29 6 bounces: 16, mode:, userfaults: 21 10 bounces: 15, mode: rnd racing ver poll, userfaults: 19 15 bounces: 14, mode: racing ver poll, userfaults: 10 8 bounces: 13, mode: rnd ver poll, userfaults: 16 13 bounces: 12, mode: ver poll, userfaults: 9 8 bounces: 11, mode: rnd racing poll, userfaults: 11 17 bounces: 10, mode: racing poll, userfaults: 8 4 bounces: 9, mode: rnd poll, userfaults: 15 7 bounces: 8, mode: poll, userfaults: 16 13 bounces: 7, mode: rnd racing ver, userfaults: 16 12 bounces: 6, mode: racing ver, userfaults: 10 13 bounces: 5, mode: rnd ver, userfaults: 22 15 bounces: 4, mode: ver, userfaults: 16 19 bounces: 3, mode: rnd racing, userfaults: 18 14 bounces: 2, mode: racing, userfaults: 8 3 bounces: 1, mode: rnd, userfaults: 19 12 bounces: 0, mode:, userfaults: 18 17 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 64 [PASS] ------------------------- running userfaultfd_shmem ------------------------- nr_pages: 32768, nr_pages_per_cpu: 16384 bounces: 31, mode: rnd racing ver poll, userfaults: 952 4613 bounces: 30, mode: racing ver poll, userfaults: 5965 933 bounces: 29, mode: rnd ver poll, userfaults: 4657 4474 bounces: 28, mode: ver poll, userfaults: 6737 6219 bounces: 27, mode: rnd racing poll, userfaults: 1540 4608 bounces: 26, mode: racing poll, userfaults: 2828 5560 bounces: 25, mode: rnd poll, userfaults: 4725 5586 bounces: 24, mode: poll, userfaults: 5526 4036 bounces: 23, mode: rnd racing ver, userfaults: 4374 3525 bounces: 22, mode: racing ver, userfaults: 3539 3076 bounces: 21, mode: rnd ver, userfaults: 5589 5200 bounces: 20, mode: ver, userfaults: 2999 2629 bounces: 19, mode: rnd racing, userfaults: 3456 4114 bounces: 18, mode: racing, userfaults: 5309 4279 bounces: 17, mode: rnd, userfaults: 4660 4934 bounces: 16, mode:, userfaults: 4554 4026 bounces: 15, mode: rnd racing ver poll, userfaults: 2651 3165 bounces: 14, mode: racing ver poll, userfaults: 1233 1422 bounces: 13, mode: rnd ver poll, userfaults: 4662 4908 bounces: 12, mode: ver poll, userfaults: 6739 6513 bounces: 11, mode: rnd racing poll, userfaults: 4339 2529 bounces: 10, mode: racing poll, userfaults: 5542 1817 bounces: 9, mode: rnd poll, userfaults: 4980 5655 bounces: 8, mode: poll, userfaults: 4049 4205 bounces: 7, mode: rnd racing ver, userfaults: 4235 3353 bounces: 6, mode: racing ver, userfaults: 4974 4570 bounces: 5, mode: rnd ver, userfaults: 4647 4608 bounces: 4, mode: ver, userfaults: 6322 6365 bounces: 3, mode: rnd racing, userfaults: 6326 2316 bounces: 2, mode: racing, userfaults: 4325 3840 bounces: 1, mode: rnd, userfaults: 5348 5317 bounces: 0, mode:, userfaults: 7319 7321 testing UFFDIO_ZEROPAGE: done. testing signal delivery: done. testing events (fork, remap, remove): userfaults: 32768 [PASS] ----------------------- running compaction_test ----------------------- [ignored_by_lkp] [PASS] ---------------------- running on-fault-limit ---------------------- [PASS] -------------------- running map_populate -------------------- [PASS] -------------------- running mlock2-tests -------------------- Failed to make faulted page unevictable Failed to make faulted page unevictable Failed to make present page unevictable [FAIL] ----------------------------- running virtual_address_range ----------------------------- [PASS] ----------------------------- running virtual address 128TB switch test ----------------------------- [ignored_by_lkp] [PASS] not ok 1..1 selftests: vm: run_vmtests [FAIL] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/vm' watchdog test: not in Makefile 2019-02-17 20:28:56 make TARGETS=3Dwatchdog make[1]: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119= cae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog' gcc watchdog-test.c -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119c= ae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog/watchdog= -test make[1]: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119c= ae86ecb300fa50fd107122e3568156991/tools/testing/selftests/watchdog' ignored_by_lkp watchdog test ignored_by_lkp x86.mov_ss_trap test 2019-02-17 20:28:56 make run_tests -C x86 make: Entering directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae= 86ecb300fa50fd107122e3568156991/tools/testing/selftests/x86' gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/single_step_syscall_32 -O2 -g= -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_s= tep_syscall.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/sysret_ss_attrs_32 -O2 -g -st= d=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_at= trs.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/syscall_nt_32 -O2 -g -std=3Dg= nu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt= -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_mremap_vdso_32 -O2 -g -s= td=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap= _vdso.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/check_initial_reg_state_32 -O= 2 -g -std=3Dgnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUI= LD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/sigreturn_32 -O2 -g -std=3Dgn= u99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -= ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/iopl_32 -O2 -g -std=3Dgnu99 -= pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/mpx-mini-test_32 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mpx-mini-test= .c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/ioperm_32 -O2 -g -std=3Dgnu99= -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/protection_keys_32 -O2 -g -st= d=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_k= eys.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_vdso_32 -O2 -g -std=3Dgn= u99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -= ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_vsyscall_32 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall= .c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/entry_from_vm86_32 -O2 -g -st= d=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 entry_from_v= m86.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/syscall_arg_fault_32 -O2 -g -= std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_ar= g_fault.c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_syscall_vdso_32 -O2 -g -= std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_sysca= ll_vdso.c thunks_32.S -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/unwind_vdso_32 -O2 -g -std=3D= gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 unwind_vdso.c -l= rt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_FCMOV_32 -O2 -g -std=3Dg= nu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCMOV.c -lrt= -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_FCOMI_32 -O2 -g -std=3Dg= nu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FCOMI.c -lrt= -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_FISTTP_32 -O2 -g -std=3D= gnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_FISTTP.c -l= rt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/vdso_restorer_32 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 vdso_restorer= .c -lrt -ldl -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/ldt_gdt_32 -O2 -g -std=3Dgnu9= 9 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl = -lm gcc -m32 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/ptrace_syscall_32 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscal= l.c raw_syscall_helper_32.S -lrt -ldl -lm gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/single_step_syscall_64 -O2 -g= -std=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 single_s= tep_syscall.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/sysret_ss_attrs_64 -O2 -g -st= d=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_ss_at= trs.c thunks.S -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/syscall_nt_64 -O2 -g -std=3Dg= nu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 syscall_nt.c -lrt= -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_mremap_vdso_64 -O2 -g -s= td=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_mremap= _vdso.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/check_initial_reg_state_64 -O= 2 -g -std=3Dgnu99 -pthread -Wall -no-pie -Wl,-ereal_start -static -DCAN_BUI= LD_32 -DCAN_BUILD_64 check_initial_reg_state.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/sigreturn_64 -O2 -g -std=3Dgn= u99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sigreturn.c -lrt -= ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/iopl_64 -O2 -g -std=3Dgnu99 -= pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 iopl.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/mpx-mini-test_64 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 mpx-mini-test= .c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/ioperm_64 -O2 -g -std=3Dgnu99= -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ioperm.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/protection_keys_64 -O2 -g -st= d=3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 protection_k= eys.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_vdso_64 -O2 -g -std=3Dgn= u99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vdso.c -lrt -= ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/test_vsyscall_64 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 test_vsyscall= .c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/fsgsbase_64 -O2 -g -std=3Dgnu= 99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 fsgsbase.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/sysret_rip_64 -O2 -g -std=3Dg= nu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 sysret_rip.c -lrt= -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/ldt_gdt_64 -O2 -g -std=3Dgnu9= 9 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ldt_gdt.c -lrt -ldl gcc -m64 -o /usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae86ecb300fa50fd= 107122e3568156991/tools/testing/selftests/x86/ptrace_syscall_64 -O2 -g -std= =3Dgnu99 -pthread -Wall -no-pie -DCAN_BUILD_32 -DCAN_BUILD_64 ptrace_syscal= l.c -lrt -ldl TAP version 13 selftests: x86: single_step_syscall_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Set TF and check nop [OK] Survived with TF set and 14 traps [RUN] Set TF and check int80 [OK] Survived with TF set and 14 traps [RUN] Set TF and check a fast syscall [OK] Survived with TF set and 43 traps [RUN] Fast syscall with TF cleared [OK] Nothing unexpected happened ok 1..1 selftests: x86: single_step_syscall_32 [PASS] selftests: x86: sysret_ss_attrs_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Syscalls followed by SS validation [OK] We survived ok 1..2 selftests: x86: sysret_ss_attrs_32 [PASS] selftests: x86: syscall_nt_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Set NT and issue a syscall [OK] The syscall worked and flags are still set [RUN] Set NT|TF and issue a syscall [OK] The syscall worked and flags are still set ok 1..3 selftests: x86: syscall_nt_32 [PASS] selftests: x86: test_mremap_vdso_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D AT_SYSINFO_EHDR is 0xf7f0a000 [NOTE] Moving vDSO: [0xf7f0a000, 0xf7f0b000] -> [0xf7f32000, 0xf7f33000] [OK] ok 1..4 selftests: x86: test_mremap_vdso_32 [PASS] selftests: x86: check_initial_reg_state_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] All GPRs except SP are 0 [OK] FLAGS is 0x202 ok 1..5 selftests: x86: check_initial_reg_state_32 [PASS] selftests: x86: sigreturn_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] set_thread_area refused 16-bit data [OK] set_thread_area refused 16-bit data [RUN] Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 64-bit CS (33), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 16-bit SS (3f) [OK] all registers okay [RUN] 64-bit CS (33), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 32-bit CS (23), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 16-bit CS (37), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 64-bit CS (33), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 32-bit CS (23), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 16-bit CS (37), bogus SS (23) [OK] Got #GP(0x20) (i.e. GDT index 4, Segmentation fault) [RUN] 32-bit CS (4f), bogus SS (2b) [OK] Got #NP(0x4c) (i.e. LDT index 9, Bus error) [RUN] 32-bit CS (23), bogus SS (57) [OK] Got #GP(0x0) (i.e. Segmentation fault) ok 1..6 selftests: x86: sigreturn_32 [PASS] selftests: x86: iopl_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D child: set IOPL to 3 [RUN] child: write to 0x80 [OK] Child succeeded [RUN] parent: write to 0x80 (should fail) [OK] write was denied iopl(3) Drop privileges [RUN] iopl(3) unprivileged but with IOPL=3D=3D3 [RUN] iopl(0) unprivileged [RUN] iopl(3) unprivileged [OK] Failed as expected ok 1..7 selftests: x86: iopl_32 [PASS] selftests: x86: mpx-mini-test_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D processor lacks MPX XSTATE(s), can not run MPX tests XSAVE is supported by HW & OS XSAVE processor supported state mask: 0x7 XSAVE OS supported state mask: 0x7 ok 1..8 selftests: x86: mpx-mini-test_32 [PASS] selftests: x86: ioperm_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] child: check that we inherited permissions [OK] outb to 0x80 worked [OK] outb to 0xed failed [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [OK] Child succeeded Drop privileges [RUN] disable 0x80 [OK] it worked [RUN] enable 0x80 again [OK] it failed ok 1..9 selftests: x86: ioperm_32 [PASS] selftests: x86: protection_keys_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D has pku: 0 running PKEY tests for unsupported CPU/OS ok 1..10 selftests: x86: protection_keys_32 [PASS] selftests: x86: test_vdso_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D Warning: failed to find getcpu in vDSO [RUN] Testing clock_gettime for clock CLOCK_REALTIME (0)... 1550406543.760686908 1550406543.760691882 1550406543.760692427 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC (1)... 620.442148469 620.442148833 620.442149251 [RUN] Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)... 0.000729669 0.000730516 0.000731225 [RUN] Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)... 0.000734202 0.000734861 0.000735552 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)... 620.092138037 620.092138645 620.092139307 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)... 1550406543.760446639 1550406543.760446639 1550406543.760446639 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)... 620.441898638 620.441898638 620.441898638 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME (7)... 620.442169869 620.442170499 620.442171112 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)... 1550406543.760729780 1550406543.760730473 1550406543.760731210 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)... 620.442185511 620.442186204 620.442186909 [RUN] Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)... [OK] No such clock. [RUN] Testing clock_gettime for clock CLOCK_TAI (11)... 1550406543.760740018 1550406543.760740375 1550406543.760740769 [RUN] Testing clock_gettime for clock invalid (-1)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (-2147483648)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (2147483647)... [OK] No such clock. [RUN] Testing gettimeofday... 1550406543.760748 1550406543.760748 1550406543.760749 [OK] timezones match: minuteswest=3D-480, dsttime=3D0 [RUN] Testing getcpu... [OK] CPU 0: syscall: cpu 0, node 0 [OK] CPU 1: syscall: cpu 1, node 0 ok 1..11 selftests: x86: test_vdso_32 [PASS] selftests: x86: test_vsyscall_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [NOTE] failed to find getcpu in vDSO [RUN] test gettimeofday() vDSO time offsets: 0.000005 0.000000 [OK] vDSO gettimeofday()'s timeval was okay [RUN] test time() [OK] vDSO time() is okay [RUN] getcpu() on CPU 0 [RUN] getcpu() on CPU 1 ok 1..12 selftests: x86: test_vsyscall_32 [PASS] selftests: x86: entry_from_vm86_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] #BR from vm86 mode [SKIP] vm86 not supported [RUN] SYSENTER from vm86 mode [SKIP] vm86 not supported [RUN] SYSCALL from vm86 mode [SKIP] vm86 not supported [RUN] STI with VIP set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP set and IF clear from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP and IF set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP clear and IF set from vm86 mode [SKIP] vm86 not supported [RUN] INT3 from vm86 mode [SKIP] vm86 not supported [RUN] int80 from vm86 mode [SKIP] vm86 not supported [RUN] UMIP tests from vm86 mode [SKIP] vm86 not supported [INFO] Result from SMSW:[0x0000] [INFO] Result from SIDT: limit[0x0000]base[0x00000000] [INFO] Result from SGDT: limit[0x0000]base[0x00000000] [PASS] All the results from SMSW are identical. [PASS] All the results from SGDT are identical. [PASS] All the results from SIDT are identical. [RUN] STR instruction from vm86 mode [SKIP] vm86 not supported [RUN] SLDT instruction from vm86 mode [SKIP] vm86 not supported [RUN] Execute null pointer from vm86 mode [SKIP] vm86 not supported ok 1..13 selftests: x86: entry_from_vm86_32 [PASS] selftests: x86: syscall_arg_fault_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] SYSENTER with invalid state [OK] Seems okay [RUN] SYSCALL with invalid state [SKIP] Illegal instruction ok 1..14 selftests: x86: syscall_arg_fault_32 [PASS] [RUN] #BR from vm86 mode [SKIP] vm86 not supported [RUN] SYSENTER from vm86 mode [SKIP] vm86 not supported [RUN] SYSCALL from vm86 mode [SKIP] vm86 not supported [RUN] STI with VIP set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP set and IF clear from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP and IF set from vm86 mode [SKIP] vm86 not supported [RUN] POPF with VIP clear and IF set from vm86 mode [SKIP] vm86 not supported [RUN] INT3 from vm86 mode [SKIP] vm86 not supported [RUN] int80 from vm86 mode [SKIP] vm86 not supported [RUN] UMIP tests from vm86 mode [SKIP] vm86 not supported [INFO] Result from SMSW:[0x0000] [INFO] Result from SIDT: limit[0x0000]base[0x00000000] [INFO] Result from SGDT: limit[0x0000]base[0x00000000] [PASS] All the results from SMSW are identical. [PASS] All the results from SGDT are identical. [PASS] All the results from SIDT are identical. [RUN] STR instruction from vm86 mode [SKIP] vm86 not supported [RUN] SLDT instruction from vm86 mode [SKIP] vm86 not supported [RUN] Execute null pointer from vm86 mode [SKIP] vm86 not supported selftests: x86: test_syscall_vdso_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Executing 6-argument 32-bit syscall via VDSO [WARN] Flags before=3D0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c [WARN] Flags after=3D0000000000200606 id 0 00 d i 0 0 p 1 = [WARN] Flags change=3D00000000000008d1 0 00 o s z 0 a 0 0 c [OK] Arguments are preserved across syscall [NOTE] R11 has changed:0000000000200606 - assuming clobbered by SYSRET insn [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via INT 80 [OK] Arguments are preserved across syscall [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via VDSO [WARN] Flags before=3D0000000000200ed7 id 0 00 o d i s z 0 a 0 p 1 c [WARN] Flags after=3D0000000000200606 id 0 00 d i 0 0 p 1 = [WARN] Flags change=3D00000000000008d1 0 00 o s z 0 a 0 0 c [OK] Arguments are preserved across syscall [NOTE] R11 has changed:0000000000200606 - assuming clobbered by SYSRET insn [OK] R8..R15 did not leak kernel data [RUN] Executing 6-argument 32-bit syscall via INT 80 [OK] Arguments are preserved across syscall [OK] R8..R15 did not leak kernel data [RUN] Running tests under ptrace ok 1..15 selftests: x86: test_syscall_vdso_32 [PASS] selftests: x86: unwind_vdso_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D AT_SYSINFO is 0xf7fbe940 [OK] AT_SYSINFO maps to linux-gate.so.1, loaded at 0x0xf7fbe000 [RUN] Set TF and check a fast syscall In vsyscall at 0xf7fbe940, returning to 0xf7daa877 SIGTRAP at 0xf7fbe940 0xf7fbe940 0xf7daa877 [OK] NR =3D 20, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe941 0xf7fbe941 0xf7daa877 [OK] NR =3D 20, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe942 0xf7fbe942 0xf7daa877 [OK] NR =3D 20, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe943 0xf7fbe943 0xf7daa877 [OK] NR =3D 20, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe945 0xf7fbe945 0xf7daa877 [OK] NR =3D 20, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94a 0xf7fbe94a 0xf7daa877 [OK] NR =3D 9970, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94b 0xf7fbe94b 0xf7daa877 [OK] NR =3D 9970, args =3D 1, 2, 3, 4, 5, 6 SIGTRAP at 0xf7fbe94c 0xf7fbe94c 0xf7daa877 [OK] NR =3D 9970, args =3D 1, 2, 3, 4, 5, 6 Vsyscall is done [OK] All is well ok 1..16 selftests: x86: unwind_vdso_32 [PASS] selftests: x86: test_FCMOV_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Testing fcmovCC instructions [OK] fcmovCC ok 1..17 selftests: x86: test_FCMOV_32 [PASS] selftests: x86: test_FCOMI_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Testing f[u]comi[p] instructions [OK] f[u]comi[p] ok 1..18 selftests: x86: test_FCOMI_32 [PASS] selftests: x86: test_FISTTP_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Testing fisttp instructions [OK] fisttp ok 1..19 selftests: x86: test_FISTTP_32 [PASS] selftests: x86: vdso_restorer_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] SA_SIGINFO handler returned successfully [OK] !SA_SIGINFO handler returned successfully ok 1..20 selftests: x86: vdso_restorer_32 [PASS] selftests: x86: ldt_gdt_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [NOTE] set_thread_area is available; will use GDT index 13 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 1 is invalid [OK] LDT entry 0 is invalid [NOTE] set_thread_area is available; will use GDT index 13 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] Child succeeded [RUN] Test size [DONE] Size test [OK] modify_ldt failure 22 [OK] LDT entry 0 has AR 0x0000F300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x0000F100 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000001 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000000 [OK] LDT entry 0 is invalid [OK] LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF [OK] GDT entry 13 has AR 0x0040F300 and limit 0x000FFFFF [OK] LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] GDT entry 13 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] LDT entry 0 is invalid [RUN] Cross-CPU LDT invalidation [OK] All 5 iterations succeeded [RUN] Test exec [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A [OK] Child succeeded [OK] Invalidate DS with set_thread_area: new DS =3D 0x0 [OK] Invalidate ES with set_thread_area: new ES =3D 0x0 [OK] Invalidate FS with set_thread_area: new FS =3D 0x0 [OK] Invalidate GS with set_thread_area: new GS =3D 0x0 ok 1..21 selftests: x86: ldt_gdt_32 [PASS] selftests: x86: ptrace_syscall_32 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Check int80 return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] Check AT_SYSINFO return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] ptrace-induced syscall restart [RUN] SYSEMU [OK] Initial nr and args are correct [RUN] Restart the syscall (ip =3D 0xf7fb7949) [OK] Restarted nr and args are correct [RUN] Change nr and args and restart the syscall (ip =3D 0xf7fb7949) [OK] Replacement nr and args are correct [OK] Child exited cleanly [RUN] kernel syscall restart under ptrace [RUN] SYSCALL [OK] Initial nr and args are correct [RUN] SYSCALL [OK] Args after SIGUSR1 are correct (ax =3D -514) [OK] Child got SIGUSR1 [RUN] Step again [OK] pause(2) restarted correctly ok 1..22 selftests: x86: ptrace_syscall_32 [PASS] selftests: x86: single_step_syscall_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Set TF and check nop [OK] Survived with TF set and 9 traps [RUN] Set TF and check syscall-less opportunistic sysret [OK] Survived with TF set and 12 traps [RUN] Set TF and check int80 [OK] Survived with TF set and 9 traps [RUN] Set TF and check a fast syscall [OK] Survived with TF set and 22 traps [RUN] Fast syscall with TF cleared [OK] Nothing unexpected happened ok 1..23 selftests: x86: single_step_syscall_64 [PASS] selftests: x86: sysret_ss_attrs_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Syscalls followed by SS validation [OK] We survived ok 1..24 selftests: x86: sysret_ss_attrs_64 [PASS] selftests: x86: syscall_nt_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Set NT and issue a syscall [OK] The syscall worked and flags are still set [RUN] Set NT|TF and issue a syscall [OK] The syscall worked and flags are still set ok 1..25 selftests: x86: syscall_nt_64 [PASS] selftests: x86: test_mremap_vdso_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D AT_SYSINFO_EHDR is 0x7fff79f20000 [NOTE] Moving vDSO: [0x7fff79f20000, 0x7fff79f21000] -> [0x7fc06a892000, 0x= 7fc06a893000] [OK] ok 1..26 selftests: x86: test_mremap_vdso_64 [PASS] selftests: x86: check_initial_reg_state_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] All GPRs except SP are 0 [OK] FLAGS is 0x202 ok 1..27 selftests: x86: check_initial_reg_state_64 [PASS] selftests: x86: sigreturn_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] set_thread_area refused 16-bit data [OK] set_thread_area refused 16-bit data [RUN] Valid sigreturn: 64-bit CS (33), 32-bit SS (2b, GDT) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 32-bit SS (2b, GDT) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 64-bit CS (33), 16-bit SS (3f) [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 16-bit CS (37), 16-bit SS (3f) [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 32-bit SS (2b, GDT) Corrupting SS on return to 64-bit mode [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] Valid sigreturn: 32-bit CS (23), 16-bit SS (3f) Corrupting SS on return to 64-bit mode [NOTE] SP: 8badf00d5aadc0de -> 5aadc0de [OK] all registers okay [RUN] 64-bit CS (33), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 32-bit CS (23), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 16-bit CS (37), bogus SS (47) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] 64-bit CS (33), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 32-bit CS (23), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 16-bit CS (37), bogus SS (33) [OK] Got #GP(0x30) (i.e. GDT index 6, Segmentation fault) [RUN] 32-bit CS (4f), bogus SS (2b) [OK] Got #NP(0x4c) (i.e. LDT index 9, Bus error) [RUN] 32-bit CS (23), bogus SS (57) [OK] Got #GP(0x0) (i.e. Segmentation fault) [RUN] Clear UC_STRICT_RESTORE_SS and corrupt SS [OK] It worked ok 1..28 selftests: x86: sigreturn_64 [PASS] selftests: x86: iopl_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D child: set IOPL to 3 [RUN] child: write to 0x80 [OK] Child succeeded [RUN] parent: write to 0x80 (should fail) [OK] write was denied iopl(3) Drop privileges [RUN] iopl(3) unprivileged but with IOPL=3D=3D3 [RUN] iopl(0) unprivileged [RUN] iopl(3) unprivileged [OK] Failed as expected ok 1..29 selftests: x86: iopl_64 [PASS] selftests: x86: mpx-mini-test_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D processor lacks MPX XSTATE(s), can not run MPX tests XSAVE is supported by HW & OS XSAVE processor supported state mask: 0x7 XSAVE OS supported state mask: 0x7 ok 1..30 selftests: x86: mpx-mini-test_64 [PASS] selftests: x86: ioperm_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] child: check that we inherited permissions [OK] outb to 0x80 worked [OK] outb to 0xed failed [OK] outb to 0x80 failed [OK] outb to 0xed failed [RUN] enable 0x80 [OK] outb to 0x80 worked [OK] outb to 0xed failed [RUN] disable 0x80 [OK] outb to 0x80 failed [OK] outb to 0xed failed [OK] Child succeeded Drop privileges [RUN] disable 0x80 [OK] it worked [RUN] enable 0x80 again [OK] it failed ok 1..31 selftests: x86: ioperm_64 [PASS] selftests: x86: protection_keys_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D has pku: 0 running PKEY tests for unsupported CPU/OS ok 1..32 selftests: x86: protection_keys_64 [PASS] selftests: x86: test_vdso_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Testing clock_gettime for clock CLOCK_REALTIME (0)... 1550406544.155541322 1550406544.155546385 1550406544.155546918 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC (1)... 620.837001654 620.837002024 620.837002431 [RUN] Testing clock_gettime for clock CLOCK_PROCESS_CPUTIME_ID (2)... 0.000599003 0.000600001 0.000600782 [RUN] Testing clock_gettime for clock CLOCK_THREAD_CPUTIME_ID (3)... 0.000602893 0.000603666 0.000604448 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_RAW (4)... 620.486989405 620.486990045 620.486990718 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_COARSE (5)... 1550406544.154446639 1550406544.154446639 1550406544.154446639 [RUN] Testing clock_gettime for clock CLOCK_MONOTONIC_COARSE (6)... 620.835898638 620.835898638 620.835898638 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME (7)... 620.837019749 620.837020415 620.837021128 [RUN] Testing clock_gettime for clock CLOCK_REALTIME_ALARM (8)... 1550406544.155583052 1550406544.156406993 1550406544.156407758 [RUN] Testing clock_gettime for clock CLOCK_BOOTTIME_ALARM (9)... 620.837861931 620.837862678 620.837863421 [RUN] Testing clock_gettime for clock CLOCK_SGI_CYCLE (10)... [OK] No such clock. [RUN] Testing clock_gettime for clock CLOCK_TAI (11)... 1550406544.156416536 1550406544.156416961 1550406544.156417379 [RUN] Testing clock_gettime for clock invalid (-1)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (-2147483648)... [OK] No such clock. [RUN] Testing clock_gettime for clock invalid (2147483647)... [OK] No such clock. [RUN] Testing gettimeofday... 1550406544.156424 1550406544.156424 1550406544.156424 [OK] timezones match: minuteswest=3D-480, dsttime=3D0 [RUN] Testing getcpu... [OK] CPU 0: syscall: cpu 0, node 0 vdso: cpu 0, node 0 vsyscall: cpu 0, nod= e 0 [OK] CPU 1: syscall: cpu 1, node 0 vdso: cpu 1, node 0 vsyscall: cpu 1, nod= e 0 ok 1..33 selftests: x86: test_vdso_64 [PASS] selftests: x86: test_vsyscall_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D vsyscall map: ffffffffff600000-ffffffffff601000 r-xp 00000000 00:00 0 = [vsyscall] vsyscall permissions are r-x [RUN] test gettimeofday() vDSO time offsets: 0.000004 0.000002 [OK] vDSO gettimeofday()'s timeval was okay vsyscall time offsets: 0.000005 0.000001 [OK] vsyscall gettimeofday()'s timeval was okay [RUN] test time() [OK] vDSO time() is okay [OK] vsyscall time() is okay [RUN] getcpu() on CPU 0 [OK] vDSO reported correct CPU [OK] vDSO reported correct node [OK] vsyscall reported correct CPU [OK] vsyscall reported correct node [RUN] getcpu() on CPU 1 [OK] vDSO reported correct CPU [OK] vDSO reported correct node [OK] vsyscall reported correct CPU [OK] vsyscall reported correct node [RUN] Checking read access to the vsyscall page [OK] got expected result [RUN] checking that vsyscalls are emulated [OK] vsyscalls are emulated (1 instructions in vsyscall page) ok 1..34 selftests: x86: test_vsyscall_64 [PASS] selftests: x86: fsgsbase_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] ARCH_SET_GS to 0x0 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x1 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x200000000 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x0 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x200000000 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x1 [OK] GSBASE was set as expected (selector 0x0) [OK] ARCH_GET_GS worked as expected (selector 0x0) [RUN] ARCH_SET_GS to 0x0 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x1 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x200000000 then mov 0 to %gs [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x0 then mov 0 to %gs and schedule = [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x1 then mov 0 to %gs and schedule = [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS to 0x200000000 then mov 0 to %gs and schedule = [OK] GSBASE is 0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x0) and clear gs, then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x1 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x1), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x0 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0xa1fa5f343cb85fa4 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x0) and clear gs -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x1 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x1) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x0/0x200000000 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x1 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x1/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x2 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x3 other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x3/0x0 [RUN] ARCH_SET_GS(0x200000000), then schedule to 0x200000000 Before schedule, set selector to 0x2b other thread: ARCH_SET_GS(0x200000000) -- sel is 0x0 [OK] GS/BASE remained 0x2b/0x0 [RUN] ARCH_SET_GS(0), clear gs, then manipulate GSBASE in a different thread other thread: using LDT slot 0 [OK] GSBASE remained 0 ok 1..35 selftests: x86: fsgsbase_64 [PASS] selftests: x86: sysret_rip_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] sigreturn to 0x800000000000 [OK] Got SIGSEGV at RIP=3D0x800000000000 [RUN] sigreturn to 0x1000000000000 [OK] Got SIGSEGV at RIP=3D0x1000000000000 [RUN] sigreturn to 0x2000000000000 [OK] Got SIGSEGV at RIP=3D0x2000000000000 [RUN] sigreturn to 0x4000000000000 [OK] Got SIGSEGV at RIP=3D0x4000000000000 [RUN] sigreturn to 0x8000000000000 [OK] Got SIGSEGV at RIP=3D0x8000000000000 [RUN] sigreturn to 0x10000000000000 [OK] Got SIGSEGV at RIP=3D0x10000000000000 [RUN] sigreturn to 0x20000000000000 [OK] Got SIGSEGV at RIP=3D0x20000000000000 [RUN] sigreturn to 0x40000000000000 [OK] Got SIGSEGV at RIP=3D0x40000000000000 [RUN] sigreturn to 0x80000000000000 [OK] Got SIGSEGV at RIP=3D0x80000000000000 [RUN] sigreturn to 0x100000000000000 [OK] Got SIGSEGV at RIP=3D0x100000000000000 [RUN] sigreturn to 0x200000000000000 [OK] Got SIGSEGV at RIP=3D0x200000000000000 [RUN] sigreturn to 0x400000000000000 [OK] Got SIGSEGV at RIP=3D0x400000000000000 [RUN] sigreturn to 0x800000000000000 [OK] Got SIGSEGV at RIP=3D0x800000000000000 [RUN] sigreturn to 0x1000000000000000 [OK] Got SIGSEGV at RIP=3D0x1000000000000000 [RUN] sigreturn to 0x2000000000000000 [OK] Got SIGSEGV at RIP=3D0x2000000000000000 [RUN] sigreturn to 0x4000000000000000 [OK] Got SIGSEGV at RIP=3D0x4000000000000000 [RUN] sigreturn to 0x8000000000000000 [OK] Got SIGSEGV at RIP=3D0x8000000000000000 [RUN] Trying a SYSCALL that falls through to 0x7fffffffe000 [OK] We survived [RUN] Trying a SYSCALL that falls through to 0x7ffffffff000 [OK] We survived [RUN] Trying a SYSCALL that falls through to 0x800000000000 [OK] mremap to 0x7ffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xfffffffff000 [OK] mremap to 0xffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x1000000000000 [OK] mremap to 0xfffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1fffffffff000 [OK] mremap to 0x1ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x2000000000000 [OK] mremap to 0x1fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3fffffffff000 [OK] mremap to 0x3ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x4000000000000 [OK] mremap to 0x3fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7fffffffff000 [OK] mremap to 0x7ffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x8000000000000 [OK] mremap to 0x7fffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xffffffffff000 [OK] mremap to 0xfffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x10000000000000 [OK] mremap to 0xffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1ffffffffff000 [OK] mremap to 0x1fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x20000000000000 [OK] mremap to 0x1ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3ffffffffff000 [OK] mremap to 0x3fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x40000000000000 [OK] mremap to 0x3ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7ffffffffff000 [OK] mremap to 0x7fffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x80000000000000 [OK] mremap to 0x7ffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xfffffffffff000 [OK] mremap to 0xffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x100000000000000 [OK] mremap to 0xfffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1fffffffffff000 [OK] mremap to 0x1ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x200000000000000 [OK] mremap to 0x1fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3fffffffffff000 [OK] mremap to 0x3ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x400000000000000 [OK] mremap to 0x3fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7fffffffffff000 [OK] mremap to 0x7ffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x800000000000000 [OK] mremap to 0x7fffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0xffffffffffff000 [OK] mremap to 0xfffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x1000000000000000 [OK] mremap to 0xffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x1ffffffffffff000 [OK] mremap to 0x1fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x2000000000000000 [OK] mremap to 0x1ffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x3ffffffffffff000 [OK] mremap to 0x3fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x4000000000000000 [OK] mremap to 0x3ffffffffffff000 failed [RUN] Trying a SYSCALL that falls through to 0x7ffffffffffff000 [OK] mremap to 0x7fffffffffffe000 failed [RUN] Trying a SYSCALL that falls through to 0x8000000000000000 [OK] mremap to 0x7ffffffffffff000 failed ok 1..36 selftests: x86: sysret_rip_64 [PASS] selftests: x86: ldt_gdt_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [NOTE] set_thread_area is available; will use GDT index 12 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 1 is invalid [OK] LDT entry 0 is invalid [NOTE] set_thread_area is available; will use GDT index 12 [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000000A [OK] LDT entry 0 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 1 is invalid [OK] LDT entry 2 has AR 0x00C0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D0FB00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00907B00 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07300 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07100 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00D07500 and limit 0x0000AFFF [OK] LDT entry 2 has AR 0x00507700 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507F00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507D00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507B00 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [OK] LDT entry 2 has AR 0x00507900 and limit 0x0000000A [RUN] Test fork [OK] Child succeeded [RUN] Test size [DONE] Size test [OK] modify_ldt failure 22 [OK] LDT entry 0 has AR 0x0000F300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x0000F100 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007300 and limit 0x00000000 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000001 [OK] LDT entry 0 has AR 0x00007100 and limit 0x00000000 [OK] LDT entry 0 is invalid [OK] LDT entry 0 has AR 0x0040F300 and limit 0x000FFFFF [OK] LDT entry 0 has AR 0x00C0F300 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F100 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F700 and limit 0xFFFFFFFF [OK] LDT entry 0 has AR 0x00C0F500 and limit 0xFFFFFFFF [OK] LDT entry 0 is invalid [RUN] Cross-CPU LDT invalidation [OK] All 5 iterations succeeded [RUN] Test exec [OK] LDT entry 0 has AR 0x0040FB00 and limit 0x0000002A [OK] Child succeeded [OK] Invalidate DS with set_thread_area: new DS =3D 0x0 [OK] Invalidate ES with set_thread_area: new ES =3D 0x0 [OK] Invalidate FS with set_thread_area: new FS =3D 0x0 [OK] New FSBASE was zero [OK] Invalidate GS with set_thread_area: new GS =3D 0x0 [OK] New GSBASE was zero ok 1..37 selftests: x86: ldt_gdt_64 [PASS] selftests: x86: ptrace_syscall_64 =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D [RUN] Check int80 return regs [OK] getpid() preserves regs [OK] kill(getpid(), SIGUSR1) preserves regs [RUN] ptrace-induced syscall restart [RUN] SYSEMU [OK] Initial nr and args are correct [RUN] Restart the syscall (ip =3D 0x7fd96d28b309) [OK] Restarted nr and args are correct [RUN] Change nr and args and restart the syscall (ip =3D 0x7fd96d28b309) [OK] Replacement nr and args are correct [OK] Child exited cleanly [RUN] kernel syscall restart under ptrace [RUN] SYSCALL [OK] Initial nr and args are correct [RUN] SYSCALL [OK] Args after SIGUSR1 are correct (ax =3D -514) [OK] Child got SIGUSR1 [RUN] Step again [OK] pause(2) restarted correctly ok 1..38 selftests: x86: ptrace_syscall_64 [PASS] make: Leaving directory '/usr/src/perf_selftests-x86_64-rhel-7.2-60b119cae8= 6ecb300fa50fd107122e3568156991/tools/testing/selftests/x86' ignored_by_lkp zram test To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp qemu -k job-script # job-script is attached in th= is email Thanks, Rong Chen --===============2871883783618193533== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="config-5.0.0-rc1-00001-g60b119c" IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIGZpbGU7IERPIE5PVCBFRElULgojIExpbnV4L3g4 Nl82NCA1LjAuMC1yYzEgS2VybmVsIENvbmZpZ3VyYXRpb24KIwoKIwojIENvbXBpbGVyOiBnY2Mt NyAoRGViaWFuIDcuMy4wLTEpIDcuMy4wCiMKQ09ORklHX0NDX0lTX0dDQz15CkNPTkZJR19HQ0Nf VkVSU0lPTj03MDMwMApDT05GSUdfQ0xBTkdfVkVSU0lPTj0wCkNPTkZJR19DQ19IQVNfQVNNX0dP VE89eQpDT05GSUdfSVJRX1dPUks9eQpDT05GSUdfQlVJTERUSU1FX0VYVEFCTEVfU09SVD15CkNP TkZJR19USFJFQURfSU5GT19JTl9UQVNLPXkKCiMKIyBHZW5lcmFsIHNldHVwCiMKQ09ORklHX0lO SVRfRU5WX0FSR19MSU1JVD0zMgojIENPTkZJR19DT01QSUxFX1RFU1QgaXMgbm90IHNldApDT05G SUdfTE9DQUxWRVJTSU9OPSIiCkNPTkZJR19MT0NBTFZFUlNJT05fQVVUTz15CkNPTkZJR19CVUlM RF9TQUxUPSIiCkNPTkZJR19IQVZFX0tFUk5FTF9HWklQPXkKQ09ORklHX0hBVkVfS0VSTkVMX0Ja SVAyPXkKQ09ORklHX0hBVkVfS0VSTkVMX0xaTUE9eQpDT05GSUdfSEFWRV9LRVJORUxfWFo9eQpD T05GSUdfSEFWRV9LRVJORUxfTFpPPXkKQ09ORklHX0hBVkVfS0VSTkVMX0xaND15CkNPTkZJR19L RVJORUxfR1pJUD15CiMgQ09ORklHX0tFUk5FTF9CWklQMiBpcyBub3Qgc2V0CiMgQ09ORklHX0tF Uk5FTF9MWk1BIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX1haIGlzIG5vdCBzZXQKIyBDT05G SUdfS0VSTkVMX0xaTyBpcyBub3Qgc2V0CiMgQ09ORklHX0tFUk5FTF9MWjQgaXMgbm90IHNldApD T05GSUdfREVGQVVMVF9IT1NUTkFNRT0iKG5vbmUpIgpDT05GSUdfU1dBUD15CkNPTkZJR19TWVNW SVBDPXkKQ09ORklHX1NZU1ZJUENfU1lTQ1RMPXkKQ09ORklHX1BPU0lYX01RVUVVRT15CkNPTkZJ R19QT1NJWF9NUVVFVUVfU1lTQ1RMPXkKQ09ORklHX0NST1NTX01FTU9SWV9BVFRBQ0g9eQpDT05G SUdfVVNFTElCPXkKQ09ORklHX0FVRElUPXkKQ09ORklHX0hBVkVfQVJDSF9BVURJVFNZU0NBTEw9 eQpDT05GSUdfQVVESVRTWVNDQUxMPXkKCiMKIyBJUlEgc3Vic3lzdGVtCiMKQ09ORklHX0dFTkVS SUNfSVJRX1BST0JFPXkKQ09ORklHX0dFTkVSSUNfSVJRX1NIT1c9eQpDT05GSUdfR0VORVJJQ19J UlFfRUZGRUNUSVZFX0FGRl9NQVNLPXkKQ09ORklHX0dFTkVSSUNfUEVORElOR19JUlE9eQpDT05G SUdfR0VORVJJQ19JUlFfTUlHUkFUSU9OPXkKQ09ORklHX0lSUV9ET01BSU49eQpDT05GSUdfSVJR X1NJTT15CkNPTkZJR19JUlFfRE9NQUlOX0hJRVJBUkNIWT15CkNPTkZJR19HRU5FUklDX01TSV9J UlE9eQpDT05GSUdfR0VORVJJQ19NU0lfSVJRX0RPTUFJTj15CkNPTkZJR19HRU5FUklDX0lSUV9N QVRSSVhfQUxMT0NBVE9SPXkKQ09ORklHX0dFTkVSSUNfSVJRX1JFU0VSVkFUSU9OX01PREU9eQpD T05GSUdfSVJRX0ZPUkNFRF9USFJFQURJTkc9eQpDT05GSUdfU1BBUlNFX0lSUT15CiMgQ09ORklH X0dFTkVSSUNfSVJRX0RFQlVHRlMgaXMgbm90IHNldApDT05GSUdfQ0xPQ0tTT1VSQ0VfV0FUQ0hE T0c9eQpDT05GSUdfQVJDSF9DTE9DS1NPVVJDRV9EQVRBPXkKQ09ORklHX0FSQ0hfQ0xPQ0tTT1VS Q0VfSU5JVD15CkNPTkZJR19DTE9DS1NPVVJDRV9WQUxJREFURV9MQVNUX0NZQ0xFPXkKQ09ORklH X0dFTkVSSUNfVElNRV9WU1lTQ0FMTD15CkNPTkZJR19HRU5FUklDX0NMT0NLRVZFTlRTPXkKQ09O RklHX0dFTkVSSUNfQ0xPQ0tFVkVOVFNfQlJPQURDQVNUPXkKQ09ORklHX0dFTkVSSUNfQ0xPQ0tF VkVOVFNfTUlOX0FESlVTVD15CkNPTkZJR19HRU5FUklDX0NNT1NfVVBEQVRFPXkKCiMKIyBUaW1l cnMgc3Vic3lzdGVtCiMKQ09ORklHX1RJQ0tfT05FU0hPVD15CkNPTkZJR19OT19IWl9DT01NT049 eQojIENPTkZJR19IWl9QRVJJT0RJQyBpcyBub3Qgc2V0CiMgQ09ORklHX05PX0haX0lETEUgaXMg bm90IHNldApDT05GSUdfTk9fSFpfRlVMTD15CkNPTkZJR19OT19IWj15CkNPTkZJR19ISUdIX1JF U19USU1FUlM9eQojIENPTkZJR19QUkVFTVBUX05PTkUgaXMgbm90IHNldApDT05GSUdfUFJFRU1Q VF9WT0xVTlRBUlk9eQojIENPTkZJR19QUkVFTVBUIGlzIG5vdCBzZXQKQ09ORklHX1BSRUVNUFRf Q09VTlQ9eQoKIwojIENQVS9UYXNrIHRpbWUgYW5kIHN0YXRzIGFjY291bnRpbmcKIwpDT05GSUdf VklSVF9DUFVfQUNDT1VOVElORz15CkNPTkZJR19WSVJUX0NQVV9BQ0NPVU5USU5HX0dFTj15CiMg Q09ORklHX0lSUV9USU1FX0FDQ09VTlRJTkcgaXMgbm90IHNldApDT05GSUdfSEFWRV9TQ0hFRF9B VkdfSVJRPXkKQ09ORklHX0JTRF9QUk9DRVNTX0FDQ1Q9eQpDT05GSUdfQlNEX1BST0NFU1NfQUND VF9WMz15CkNPTkZJR19UQVNLU1RBVFM9eQpDT05GSUdfVEFTS19ERUxBWV9BQ0NUPXkKQ09ORklH X1RBU0tfWEFDQ1Q9eQpDT05GSUdfVEFTS19JT19BQ0NPVU5USU5HPXkKIyBDT05GSUdfUFNJIGlz IG5vdCBzZXQKQ09ORklHX0NQVV9JU09MQVRJT049eQoKIwojIFJDVSBTdWJzeXN0ZW0KIwpDT05G SUdfVFJFRV9SQ1U9eQojIENPTkZJR19SQ1VfRVhQRVJUIGlzIG5vdCBzZXQKQ09ORklHX1NSQ1U9 eQpDT05GSUdfVFJFRV9TUkNVPXkKQ09ORklHX1RBU0tTX1JDVT15CkNPTkZJR19SQ1VfU1RBTExf Q09NTU9OPXkKQ09ORklHX1JDVV9ORUVEX1NFR0NCTElTVD15CkNPTkZJR19DT05URVhUX1RSQUNL SU5HPXkKIyBDT05GSUdfQ09OVEVYVF9UUkFDS0lOR19GT1JDRSBpcyBub3Qgc2V0CkNPTkZJR19S Q1VfTk9DQl9DUFU9eQpDT05GSUdfQlVJTERfQklOMkM9eQpDT05GSUdfSUtDT05GSUc9eQpDT05G SUdfSUtDT05GSUdfUFJPQz15CkNPTkZJR19MT0dfQlVGX1NISUZUPTIwCkNPTkZJR19MT0dfQ1BV X01BWF9CVUZfU0hJRlQ9MTIKQ09ORklHX1BSSU5US19TQUZFX0xPR19CVUZfU0hJRlQ9MTMKQ09O RklHX0hBVkVfVU5TVEFCTEVfU0NIRURfQ0xPQ0s9eQpDT05GSUdfQVJDSF9TVVBQT1JUU19OVU1B X0JBTEFOQ0lORz15CkNPTkZJR19BUkNIX1dBTlRfQkFUQ0hFRF9VTk1BUF9UTEJfRkxVU0g9eQpD T05GSUdfQVJDSF9TVVBQT1JUU19JTlQxMjg9eQpDT05GSUdfTlVNQV9CQUxBTkNJTkc9eQpDT05G SUdfTlVNQV9CQUxBTkNJTkdfREVGQVVMVF9FTkFCTEVEPXkKQ09ORklHX0NHUk9VUFM9eQpDT05G SUdfUEFHRV9DT1VOVEVSPXkKQ09ORklHX01FTUNHPXkKQ09ORklHX01FTUNHX1NXQVA9eQpDT05G SUdfTUVNQ0dfU1dBUF9FTkFCTEVEPXkKQ09ORklHX01FTUNHX0tNRU09eQpDT05GSUdfQkxLX0NH Uk9VUD15CiMgQ09ORklHX0RFQlVHX0JMS19DR1JPVVAgaXMgbm90IHNldApDT05GSUdfQ0dST1VQ X1dSSVRFQkFDSz15CkNPTkZJR19DR1JPVVBfU0NIRUQ9eQpDT05GSUdfRkFJUl9HUk9VUF9TQ0hF RD15CkNPTkZJR19DRlNfQkFORFdJRFRIPXkKQ09ORklHX1JUX0dST1VQX1NDSEVEPXkKQ09ORklH X0NHUk9VUF9QSURTPXkKQ09ORklHX0NHUk9VUF9SRE1BPXkKQ09ORklHX0NHUk9VUF9GUkVFWkVS PXkKQ09ORklHX0NHUk9VUF9IVUdFVExCPXkKQ09ORklHX0NQVVNFVFM9eQpDT05GSUdfUFJPQ19Q SURfQ1BVU0VUPXkKQ09ORklHX0NHUk9VUF9ERVZJQ0U9eQojIENPTkZJR19DR1JPVVBfQ1BVQUND VCBpcyBub3Qgc2V0CkNPTkZJR19DR1JPVVBfUEVSRj15CkNPTkZJR19DR1JPVVBfQlBGPXkKIyBD T05GSUdfQ0dST1VQX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NPQ0tfQ0dST1VQX0RBVEE9eQpD T05GSUdfTkFNRVNQQUNFUz15CkNPTkZJR19VVFNfTlM9eQpDT05GSUdfSVBDX05TPXkKQ09ORklH X1VTRVJfTlM9eQpDT05GSUdfUElEX05TPXkKQ09ORklHX05FVF9OUz15CkNPTkZJR19DSEVDS1BP SU5UX1JFU1RPUkU9eQpDT05GSUdfU0NIRURfQVVUT0dST1VQPXkKIyBDT05GSUdfU1lTRlNfREVQ UkVDQVRFRCBpcyBub3Qgc2V0CkNPTkZJR19SRUxBWT15CkNPTkZJR19CTEtfREVWX0lOSVRSRD15 CkNPTkZJR19JTklUUkFNRlNfU09VUkNFPSIiCkNPTkZJR19SRF9HWklQPXkKQ09ORklHX1JEX0Ja SVAyPXkKQ09ORklHX1JEX0xaTUE9eQpDT05GSUdfUkRfWFo9eQpDT05GSUdfUkRfTFpPPXkKQ09O RklHX1JEX0xaND15CkNPTkZJR19DQ19PUFRJTUlaRV9GT1JfUEVSRk9STUFOQ0U9eQojIENPTkZJ R19DQ19PUFRJTUlaRV9GT1JfU0laRSBpcyBub3Qgc2V0CkNPTkZJR19TWVNDVEw9eQpDT05GSUdf QU5PTl9JTk9ERVM9eQpDT05GSUdfSEFWRV9VSUQxNj15CkNPTkZJR19TWVNDVExfRVhDRVBUSU9O X1RSQUNFPXkKQ09ORklHX0hBVkVfUENTUEtSX1BMQVRGT1JNPXkKQ09ORklHX0JQRj15CkNPTkZJ R19FWFBFUlQ9eQpDT05GSUdfVUlEMTY9eQpDT05GSUdfTVVMVElVU0VSPXkKQ09ORklHX1NHRVRN QVNLX1NZU0NBTEw9eQpDT05GSUdfU1lTRlNfU1lTQ0FMTD15CiMgQ09ORklHX1NZU0NUTF9TWVND QUxMIGlzIG5vdCBzZXQKQ09ORklHX0ZIQU5ETEU9eQpDT05GSUdfUE9TSVhfVElNRVJTPXkKQ09O RklHX1BSSU5USz15CkNPTkZJR19QUklOVEtfTk1JPXkKQ09ORklHX0JVRz15CkNPTkZJR19FTEZf Q09SRT15CkNPTkZJR19QQ1NQS1JfUExBVEZPUk09eQpDT05GSUdfQkFTRV9GVUxMPXkKQ09ORklH X0ZVVEVYPXkKQ09ORklHX0ZVVEVYX1BJPXkKQ09ORklHX0VQT0xMPXkKQ09ORklHX1NJR05BTEZE PXkKQ09ORklHX1RJTUVSRkQ9eQpDT05GSUdfRVZFTlRGRD15CkNPTkZJR19TSE1FTT15CkNPTkZJ R19BSU89eQpDT05GSUdfQURWSVNFX1NZU0NBTExTPXkKQ09ORklHX01FTUJBUlJJRVI9eQpDT05G SUdfS0FMTFNZTVM9eQpDT05GSUdfS0FMTFNZTVNfQUxMPXkKQ09ORklHX0tBTExTWU1TX0FCU09M VVRFX1BFUkNQVT15CkNPTkZJR19LQUxMU1lNU19CQVNFX1JFTEFUSVZFPXkKQ09ORklHX0JQRl9T WVNDQUxMPXkKIyBDT05GSUdfQlBGX0pJVF9BTFdBWVNfT04gaXMgbm90IHNldApDT05GSUdfVVNF UkZBVUxURkQ9eQpDT05GSUdfQVJDSF9IQVNfTUVNQkFSUklFUl9TWU5DX0NPUkU9eQpDT05GSUdf UlNFUT15CiMgQ09ORklHX0RFQlVHX1JTRVEgaXMgbm90IHNldApDT05GSUdfRU1CRURERUQ9eQpD T05GSUdfSEFWRV9QRVJGX0VWRU5UUz15CiMgQ09ORklHX1BDMTA0IGlzIG5vdCBzZXQKCiMKIyBL ZXJuZWwgUGVyZm9ybWFuY2UgRXZlbnRzIEFuZCBDb3VudGVycwojCkNPTkZJR19QRVJGX0VWRU5U Uz15CiMgQ09ORklHX0RFQlVHX1BFUkZfVVNFX1ZNQUxMT0MgaXMgbm90IHNldApDT05GSUdfVk1f RVZFTlRfQ09VTlRFUlM9eQpDT05GSUdfU0xVQl9ERUJVRz15CiMgQ09ORklHX1NMVUJfTUVNQ0df U1lTRlNfT04gaXMgbm90IHNldAojIENPTkZJR19DT01QQVRfQlJLIGlzIG5vdCBzZXQKIyBDT05G SUdfU0xBQiBpcyBub3Qgc2V0CkNPTkZJR19TTFVCPXkKIyBDT05GSUdfU0xPQiBpcyBub3Qgc2V0 CkNPTkZJR19TTEFCX01FUkdFX0RFRkFVTFQ9eQojIENPTkZJR19TTEFCX0ZSRUVMSVNUX1JBTkRP TSBpcyBub3Qgc2V0CiMgQ09ORklHX1NMQUJfRlJFRUxJU1RfSEFSREVORUQgaXMgbm90IHNldApD T05GSUdfU0xVQl9DUFVfUEFSVElBTD15CkNPTkZJR19TWVNURU1fREFUQV9WRVJJRklDQVRJT049 eQpDT05GSUdfUFJPRklMSU5HPXkKQ09ORklHX1RSQUNFUE9JTlRTPXkKQ09ORklHXzY0QklUPXkK Q09ORklHX1g4Nl82ND15CkNPTkZJR19YODY9eQpDT05GSUdfSU5TVFJVQ1RJT05fREVDT0RFUj15 CkNPTkZJR19PVVRQVVRfRk9STUFUPSJlbGY2NC14ODYtNjQiCkNPTkZJR19BUkNIX0RFRkNPTkZJ Rz0iYXJjaC94ODYvY29uZmlncy94ODZfNjRfZGVmY29uZmlnIgpDT05GSUdfTE9DS0RFUF9TVVBQ T1JUPXkKQ09ORklHX1NUQUNLVFJBQ0VfU1VQUE9SVD15CkNPTkZJR19NTVU9eQpDT05GSUdfQVJD SF9NTUFQX1JORF9CSVRTX01JTj0yOApDT05GSUdfQVJDSF9NTUFQX1JORF9CSVRTX01BWD0zMgpD T05GSUdfQVJDSF9NTUFQX1JORF9DT01QQVRfQklUU19NSU49OApDT05GSUdfQVJDSF9NTUFQX1JO RF9DT01QQVRfQklUU19NQVg9MTYKQ09ORklHX0dFTkVSSUNfSVNBX0RNQT15CkNPTkZJR19HRU5F UklDX0JVRz15CkNPTkZJR19HRU5FUklDX0JVR19SRUxBVElWRV9QT0lOVEVSUz15CkNPTkZJR19H RU5FUklDX0hXRUlHSFQ9eQpDT05GSUdfQVJDSF9NQVlfSEFWRV9QQ19GREM9eQpDT05GSUdfUldT RU1fWENIR0FERF9BTEdPUklUSE09eQpDT05GSUdfR0VORVJJQ19DQUxJQlJBVEVfREVMQVk9eQpD T05GSUdfQVJDSF9IQVNfQ1BVX1JFTEFYPXkKQ09ORklHX0FSQ0hfSEFTX0NBQ0hFX0xJTkVfU0la RT15CkNPTkZJR19BUkNIX0hBU19GSUxURVJfUEdQUk9UPXkKQ09ORklHX0hBVkVfU0VUVVBfUEVS X0NQVV9BUkVBPXkKQ09ORklHX05FRURfUEVSX0NQVV9FTUJFRF9GSVJTVF9DSFVOSz15CkNPTkZJ R19ORUVEX1BFUl9DUFVfUEFHRV9GSVJTVF9DSFVOSz15CkNPTkZJR19BUkNIX0hJQkVSTkFUSU9O X1BPU1NJQkxFPXkKQ09ORklHX0FSQ0hfU1VTUEVORF9QT1NTSUJMRT15CkNPTkZJR19BUkNIX1dB TlRfSFVHRV9QTURfU0hBUkU9eQpDT05GSUdfQVJDSF9XQU5UX0dFTkVSQUxfSFVHRVRMQj15CkNP TkZJR19aT05FX0RNQTMyPXkKQ09ORklHX0FVRElUX0FSQ0g9eQpDT05GSUdfQVJDSF9TVVBQT1JU U19PUFRJTUlaRURfSU5MSU5JTkc9eQpDT05GSUdfQVJDSF9TVVBQT1JUU19ERUJVR19QQUdFQUxM T0M9eQpDT05GSUdfSEFWRV9JTlRFTF9UWFQ9eQpDT05GSUdfWDg2XzY0X1NNUD15CkNPTkZJR19B UkNIX1NVUFBPUlRTX1VQUk9CRVM9eQpDT05GSUdfRklYX0VBUkxZQ09OX01FTT15CkNPTkZJR19Q R1RBQkxFX0xFVkVMUz00CkNPTkZJR19DQ19IQVNfU0FORV9TVEFDS1BST1RFQ1RPUj15CgojCiMg UHJvY2Vzc29yIHR5cGUgYW5kIGZlYXR1cmVzCiMKQ09ORklHX1pPTkVfRE1BPXkKQ09ORklHX1NN UD15CkNPTkZJR19YODZfRkVBVFVSRV9OQU1FUz15CkNPTkZJR19YODZfWDJBUElDPXkKQ09ORklH X1g4Nl9NUFBBUlNFPXkKIyBDT05GSUdfR09MREZJU0ggaXMgbm90IHNldApDT05GSUdfUkVUUE9M SU5FPXkKIyBDT05GSUdfUkVTQ1RSTCBpcyBub3Qgc2V0CkNPTkZJR19YODZfRVhURU5ERURfUExB VEZPUk09eQojIENPTkZJR19YODZfTlVNQUNISVAgaXMgbm90IHNldAojIENPTkZJR19YODZfVlNN UCBpcyBub3Qgc2V0CkNPTkZJR19YODZfVVY9eQojIENPTkZJR19YODZfR09MREZJU0ggaXMgbm90 IHNldAojIENPTkZJR19YODZfSU5URUxfTUlEIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9JTlRFTF9M UFNTPXkKIyBDT05GSUdfWDg2X0FNRF9QTEFURk9STV9ERVZJQ0UgaXMgbm90IHNldApDT05GSUdf SU9TRl9NQkk9eQojIENPTkZJR19JT1NGX01CSV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19YODZf U1VQUE9SVFNfTUVNT1JZX0ZBSUxVUkU9eQojIENPTkZJR19TQ0hFRF9PTUlUX0ZSQU1FX1BPSU5U RVIgaXMgbm90IHNldApDT05GSUdfSFlQRVJWSVNPUl9HVUVTVD15CkNPTkZJR19QQVJBVklSVD15 CkNPTkZJR19QQVJBVklSVF9YWEw9eQojIENPTkZJR19QQVJBVklSVF9ERUJVRyBpcyBub3Qgc2V0 CkNPTkZJR19QQVJBVklSVF9TUElOTE9DS1M9eQojIENPTkZJR19RVUVVRURfTE9DS19TVEFUIGlz IG5vdCBzZXQKQ09ORklHX1hFTj15CkNPTkZJR19YRU5fUFY9eQpDT05GSUdfWEVOX1BWX1NNUD15 CkNPTkZJR19YRU5fRE9NMD15CkNPTkZJR19YRU5fUFZIVk09eQpDT05GSUdfWEVOX1BWSFZNX1NN UD15CkNPTkZJR19YRU5fNTEyR0I9eQpDT05GSUdfWEVOX1NBVkVfUkVTVE9SRT15CiMgQ09ORklH X1hFTl9ERUJVR19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9QVkggaXMgbm90IHNldApDT05G SUdfS1ZNX0dVRVNUPXkKIyBDT05GSUdfUFZIIGlzIG5vdCBzZXQKIyBDT05GSUdfS1ZNX0RFQlVH X0ZTIGlzIG5vdCBzZXQKQ09ORklHX1BBUkFWSVJUX1RJTUVfQUNDT1VOVElORz15CkNPTkZJR19Q QVJBVklSVF9DTE9DSz15CiMgQ09ORklHX0pBSUxIT1VTRV9HVUVTVCBpcyBub3Qgc2V0CiMgQ09O RklHX01LOCBpcyBub3Qgc2V0CiMgQ09ORklHX01QU0MgaXMgbm90IHNldAojIENPTkZJR19NQ09S RTIgaXMgbm90IHNldAojIENPTkZJR19NQVRPTSBpcyBub3Qgc2V0CkNPTkZJR19HRU5FUklDX0NQ VT15CkNPTkZJR19YODZfSU5URVJOT0RFX0NBQ0hFX1NISUZUPTYKQ09ORklHX1g4Nl9MMV9DQUNI RV9TSElGVD02CkNPTkZJR19YODZfVFNDPXkKQ09ORklHX1g4Nl9DTVBYQ0hHNjQ9eQpDT05GSUdf WDg2X0NNT1Y9eQpDT05GSUdfWDg2X01JTklNVU1fQ1BVX0ZBTUlMWT02NApDT05GSUdfWDg2X0RF QlVHQ1RMTVNSPXkKIyBDT05GSUdfUFJPQ0VTU09SX1NFTEVDVCBpcyBub3Qgc2V0CkNPTkZJR19D UFVfU1VQX0lOVEVMPXkKQ09ORklHX0NQVV9TVVBfQU1EPXkKQ09ORklHX0NQVV9TVVBfSFlHT049 eQpDT05GSUdfQ1BVX1NVUF9DRU5UQVVSPXkKQ09ORklHX0hQRVRfVElNRVI9eQpDT05GSUdfSFBF VF9FTVVMQVRFX1JUQz15CkNPTkZJR19ETUk9eQpDT05GSUdfR0FSVF9JT01NVT15CiMgQ09ORklH X0NBTEdBUllfSU9NTVUgaXMgbm90IHNldApDT05GSUdfTUFYU01QPXkKQ09ORklHX05SX0NQVVNf UkFOR0VfQkVHSU49ODE5MgpDT05GSUdfTlJfQ1BVU19SQU5HRV9FTkQ9ODE5MgpDT05GSUdfTlJf Q1BVU19ERUZBVUxUPTgxOTIKQ09ORklHX05SX0NQVVM9ODE5MgpDT05GSUdfU0NIRURfU01UPXkK Q09ORklHX1NDSEVEX01DPXkKQ09ORklHX1NDSEVEX01DX1BSSU89eQpDT05GSUdfWDg2X0xPQ0FM X0FQSUM9eQpDT05GSUdfWDg2X0lPX0FQSUM9eQpDT05GSUdfWDg2X1JFUk9VVEVfRk9SX0JST0tF Tl9CT09UX0lSUVM9eQpDT05GSUdfWDg2X01DRT15CkNPTkZJR19YODZfTUNFTE9HX0xFR0FDWT15 CkNPTkZJR19YODZfTUNFX0lOVEVMPXkKQ09ORklHX1g4Nl9NQ0VfQU1EPXkKQ09ORklHX1g4Nl9N Q0VfVEhSRVNIT0xEPXkKQ09ORklHX1g4Nl9NQ0VfSU5KRUNUPW0KQ09ORklHX1g4Nl9USEVSTUFM X1ZFQ1RPUj15CgojCiMgUGVyZm9ybWFuY2UgbW9uaXRvcmluZwojCkNPTkZJR19QRVJGX0VWRU5U U19JTlRFTF9VTkNPUkU9eQpDT05GSUdfUEVSRl9FVkVOVFNfSU5URUxfUkFQTD15CkNPTkZJR19Q RVJGX0VWRU5UU19JTlRFTF9DU1RBVEU9eQojIENPTkZJR19QRVJGX0VWRU5UU19BTURfUE9XRVIg aXMgbm90IHNldApDT05GSUdfWDg2XzE2QklUPXkKQ09ORklHX1g4Nl9FU1BGSVg2ND15CkNPTkZJ R19YODZfVlNZU0NBTExfRU1VTEFUSU9OPXkKQ09ORklHX0k4Sz1tCkNPTkZJR19NSUNST0NPREU9 eQpDT05GSUdfTUlDUk9DT0RFX0lOVEVMPXkKQ09ORklHX01JQ1JPQ09ERV9BTUQ9eQpDT05GSUdf TUlDUk9DT0RFX09MRF9JTlRFUkZBQ0U9eQpDT05GSUdfWDg2X01TUj15CkNPTkZJR19YODZfQ1BV SUQ9eQojIENPTkZJR19YODZfNUxFVkVMIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9ESVJFQ1RfR0JQ QUdFUz15CiMgQ09ORklHX1g4Nl9DUEFfU1RBVElTVElDUyBpcyBub3Qgc2V0CkNPTkZJR19BUkNI X0hBU19NRU1fRU5DUllQVD15CiMgQ09ORklHX0FNRF9NRU1fRU5DUllQVCBpcyBub3Qgc2V0CkNP TkZJR19OVU1BPXkKQ09ORklHX0FNRF9OVU1BPXkKQ09ORklHX1g4Nl82NF9BQ1BJX05VTUE9eQpD T05GSUdfTk9ERVNfU1BBTl9PVEhFUl9OT0RFUz15CiMgQ09ORklHX05VTUFfRU1VIGlzIG5vdCBz ZXQKQ09ORklHX05PREVTX1NISUZUPTEwCkNPTkZJR19BUkNIX1NQQVJTRU1FTV9FTkFCTEU9eQpD T05GSUdfQVJDSF9TUEFSU0VNRU1fREVGQVVMVD15CkNPTkZJR19BUkNIX1NFTEVDVF9NRU1PUllf TU9ERUw9eQpDT05GSUdfQVJDSF9NRU1PUllfUFJPQkU9eQpDT05GSUdfQVJDSF9QUk9DX0tDT1JF X1RFWFQ9eQpDT05GSUdfSUxMRUdBTF9QT0lOVEVSX1ZBTFVFPTB4ZGVhZDAwMDAwMDAwMDAwMApD T05GSUdfWDg2X1BNRU1fTEVHQUNZX0RFVklDRT15CkNPTkZJR19YODZfUE1FTV9MRUdBQ1k9bQpD T05GSUdfWDg2X0NIRUNLX0JJT1NfQ09SUlVQVElPTj15CiMgQ09ORklHX1g4Nl9CT09UUEFSQU1f TUVNT1JZX0NPUlJVUFRJT05fQ0hFQ0sgaXMgbm90IHNldApDT05GSUdfWDg2X1JFU0VSVkVfTE9X PTY0CkNPTkZJR19NVFJSPXkKQ09ORklHX01UUlJfU0FOSVRJWkVSPXkKQ09ORklHX01UUlJfU0FO SVRJWkVSX0VOQUJMRV9ERUZBVUxUPTAKQ09ORklHX01UUlJfU0FOSVRJWkVSX1NQQVJFX1JFR19O Ul9ERUZBVUxUPTEKQ09ORklHX1g4Nl9QQVQ9eQpDT05GSUdfQVJDSF9VU0VTX1BHX1VOQ0FDSEVE PXkKQ09ORklHX0FSQ0hfUkFORE9NPXkKQ09ORklHX1g4Nl9TTUFQPXkKQ09ORklHX1g4Nl9JTlRF TF9VTUlQPXkKQ09ORklHX1g4Nl9JTlRFTF9NUFg9eQpDT05GSUdfWDg2X0lOVEVMX01FTU9SWV9Q Uk9URUNUSU9OX0tFWVM9eQpDT05GSUdfRUZJPXkKQ09ORklHX0VGSV9TVFVCPXkKIyBDT05GSUdf RUZJX01JWEVEIGlzIG5vdCBzZXQKQ09ORklHX1NFQ0NPTVA9eQojIENPTkZJR19IWl8xMDAgaXMg bm90IHNldAojIENPTkZJR19IWl8yNTAgaXMgbm90IHNldAojIENPTkZJR19IWl8zMDAgaXMgbm90 IHNldApDT05GSUdfSFpfMTAwMD15CkNPTkZJR19IWj0xMDAwCkNPTkZJR19TQ0hFRF9IUlRJQ0s9 eQpDT05GSUdfS0VYRUM9eQojIENPTkZJR19LRVhFQ19GSUxFIGlzIG5vdCBzZXQKQ09ORklHX0NS QVNIX0RVTVA9eQpDT05GSUdfS0VYRUNfSlVNUD15CkNPTkZJR19QSFlTSUNBTF9TVEFSVD0weDEw MDAwMDAKQ09ORklHX1JFTE9DQVRBQkxFPXkKIyBDT05GSUdfUkFORE9NSVpFX0JBU0UgaXMgbm90 IHNldApDT05GSUdfUEhZU0lDQUxfQUxJR049MHgxMDAwMDAwCkNPTkZJR19IT1RQTFVHX0NQVT15 CkNPTkZJR19CT09UUEFSQU1fSE9UUExVR19DUFUwPXkKIyBDT05GSUdfREVCVUdfSE9UUExVR19D UFUwIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NUEFUX1ZEU08gaXMgbm90IHNldApDT05GSUdfTEVH QUNZX1ZTWVNDQUxMX0VNVUxBVEU9eQojIENPTkZJR19MRUdBQ1lfVlNZU0NBTExfTk9ORSBpcyBu b3Qgc2V0CiMgQ09ORklHX0NNRExJTkVfQk9PTCBpcyBub3Qgc2V0CkNPTkZJR19NT0RJRllfTERU X1NZU0NBTEw9eQpDT05GSUdfSEFWRV9MSVZFUEFUQ0g9eQojIENPTkZJR19MSVZFUEFUQ0ggaXMg bm90IHNldApDT05GSUdfQVJDSF9IQVNfQUREX1BBR0VTPXkKQ09ORklHX0FSQ0hfRU5BQkxFX01F TU9SWV9IT1RQTFVHPXkKQ09ORklHX0FSQ0hfRU5BQkxFX01FTU9SWV9IT1RSRU1PVkU9eQpDT05G SUdfVVNFX1BFUkNQVV9OVU1BX05PREVfSUQ9eQpDT05GSUdfQVJDSF9FTkFCTEVfU1BMSVRfUE1E X1BUTE9DSz15CkNPTkZJR19BUkNIX0VOQUJMRV9IVUdFUEFHRV9NSUdSQVRJT049eQpDT05GSUdf QVJDSF9FTkFCTEVfVEhQX01JR1JBVElPTj15CgojCiMgUG93ZXIgbWFuYWdlbWVudCBhbmQgQUNQ SSBvcHRpb25zCiMKQ09ORklHX0FSQ0hfSElCRVJOQVRJT05fSEVBREVSPXkKQ09ORklHX1NVU1BF TkQ9eQpDT05GSUdfU1VTUEVORF9GUkVFWkVSPXkKIyBDT05GSUdfU1VTUEVORF9TS0lQX1NZTkMg aXMgbm90IHNldApDT05GSUdfSElCRVJOQVRFX0NBTExCQUNLUz15CkNPTkZJR19ISUJFUk5BVElP Tj15CkNPTkZJR19QTV9TVERfUEFSVElUSU9OPSIiCkNPTkZJR19QTV9TTEVFUD15CkNPTkZJR19Q TV9TTEVFUF9TTVA9eQojIENPTkZJR19QTV9BVVRPU0xFRVAgaXMgbm90IHNldAojIENPTkZJR19Q TV9XQUtFTE9DS1MgaXMgbm90IHNldApDT05GSUdfUE09eQpDT05GSUdfUE1fREVCVUc9eQpDT05G SUdfUE1fQURWQU5DRURfREVCVUc9eQpDT05GSUdfUE1fVEVTVF9TVVNQRU5EPXkKQ09ORklHX1BN X1NMRUVQX0RFQlVHPXkKIyBDT05GSUdfRFBNX1dBVENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdf UE1fVFJBQ0VfUlRDIGlzIG5vdCBzZXQKQ09ORklHX1BNX0NMSz15CiMgQ09ORklHX1dRX1BPV0VS X0VGRklDSUVOVF9ERUZBVUxUIGlzIG5vdCBzZXQKIyBDT05GSUdfRU5FUkdZX01PREVMIGlzIG5v dCBzZXQKQ09ORklHX0FSQ0hfU1VQUE9SVFNfQUNQST15CkNPTkZJR19BQ1BJPXkKQ09ORklHX0FD UElfTEVHQUNZX1RBQkxFU19MT09LVVA9eQpDT05GSUdfQVJDSF9NSUdIVF9IQVZFX0FDUElfUERD PXkKQ09ORklHX0FDUElfU1lTVEVNX1BPV0VSX1NUQVRFU19TVVBQT1JUPXkKIyBDT05GSUdfQUNQ SV9ERUJVR0dFUiBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX1NQQ1JfVEFCTEU9eQpDT05GSUdfQUNQ SV9MUElUPXkKQ09ORklHX0FDUElfU0xFRVA9eQojIENPTkZJR19BQ1BJX1BST0NGU19QT1dFUiBp cyBub3Qgc2V0CkNPTkZJR19BQ1BJX1JFVl9PVkVSUklERV9QT1NTSUJMRT15CkNPTkZJR19BQ1BJ X0VDX0RFQlVHRlM9bQpDT05GSUdfQUNQSV9BQz15CkNPTkZJR19BQ1BJX0JBVFRFUlk9eQpDT05G SUdfQUNQSV9CVVRUT049eQpDT05GSUdfQUNQSV9WSURFTz1tCkNPTkZJR19BQ1BJX0ZBTj15CiMg Q09ORklHX0FDUElfVEFEIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfRE9DSz15CkNPTkZJR19BQ1BJ X0NQVV9GUkVRX1BTUz15CkNPTkZJR19BQ1BJX1BST0NFU1NPUl9DU1RBVEU9eQpDT05GSUdfQUNQ SV9QUk9DRVNTT1JfSURMRT15CkNPTkZJR19BQ1BJX0NQUENfTElCPXkKQ09ORklHX0FDUElfUFJP Q0VTU09SPXkKQ09ORklHX0FDUElfSVBNST1tCkNPTkZJR19BQ1BJX0hPVFBMVUdfQ1BVPXkKQ09O RklHX0FDUElfUFJPQ0VTU09SX0FHR1JFR0FUT1I9bQpDT05GSUdfQUNQSV9USEVSTUFMPXkKQ09O RklHX0FDUElfTlVNQT15CkNPTkZJR19BUkNIX0hBU19BQ1BJX1RBQkxFX1VQR1JBREU9eQpDT05G SUdfQUNQSV9UQUJMRV9VUEdSQURFPXkKQ09ORklHX0FDUElfREVCVUc9eQpDT05GSUdfQUNQSV9Q Q0lfU0xPVD15CkNPTkZJR19BQ1BJX0NPTlRBSU5FUj15CkNPTkZJR19BQ1BJX0hPVFBMVUdfTUVN T1JZPXkKQ09ORklHX0FDUElfSE9UUExVR19JT0FQSUM9eQpDT05GSUdfQUNQSV9TQlM9bQpDT05G SUdfQUNQSV9IRUQ9eQpDT05GSUdfQUNQSV9DVVNUT01fTUVUSE9EPW0KQ09ORklHX0FDUElfQkdS VD15CiMgQ09ORklHX0FDUElfUkVEVUNFRF9IQVJEV0FSRV9PTkxZIGlzIG5vdCBzZXQKQ09ORklH X0FDUElfTkZJVD1tCiMgQ09ORklHX05GSVRfU0VDVVJJVFlfREVCVUcgaXMgbm90IHNldApDT05G SUdfSEFWRV9BQ1BJX0FQRUk9eQpDT05GSUdfSEFWRV9BQ1BJX0FQRUlfTk1JPXkKQ09ORklHX0FD UElfQVBFST15CkNPTkZJR19BQ1BJX0FQRUlfR0hFUz15CkNPTkZJR19BQ1BJX0FQRUlfUENJRUFF Uj15CkNPTkZJR19BQ1BJX0FQRUlfTUVNT1JZX0ZBSUxVUkU9eQpDT05GSUdfQUNQSV9BUEVJX0VJ Tko9bQpDT05GSUdfQUNQSV9BUEVJX0VSU1RfREVCVUc9eQojIENPTkZJR19EUFRGX1BPV0VSIGlz IG5vdCBzZXQKQ09ORklHX0FDUElfV0FUQ0hET0c9eQpDT05GSUdfQUNQSV9FWFRMT0c9bQpDT05G SUdfQUNQSV9BRFhMPXkKIyBDT05GSUdfUE1JQ19PUFJFR0lPTiBpcyBub3Qgc2V0CiMgQ09ORklH X0FDUElfQ09ORklHRlMgaXMgbm90IHNldApDT05GSUdfWDg2X1BNX1RJTUVSPXkKQ09ORklHX1NG ST15CgojCiMgQ1BVIEZyZXF1ZW5jeSBzY2FsaW5nCiMKQ09ORklHX0NQVV9GUkVRPXkKQ09ORklH X0NQVV9GUkVRX0dPVl9BVFRSX1NFVD15CkNPTkZJR19DUFVfRlJFUV9HT1ZfQ09NTU9OPXkKIyBD T05GSUdfQ1BVX0ZSRVFfU1RBVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVV9GUkVRX0RFRkFVTFRf R09WX1BFUkZPUk1BTkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1Zf UE9XRVJTQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfVVNFUlNQ QUNFIGlzIG5vdCBzZXQKQ09ORklHX0NQVV9GUkVRX0RFRkFVTFRfR09WX09OREVNQU5EPXkKIyBD T05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfQ09OU0VSVkFUSVZFIGlzIG5vdCBzZXQKIyBDT05G SUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfU0NIRURVVElMIGlzIG5vdCBzZXQKQ09ORklHX0NQVV9G UkVRX0dPVl9QRVJGT1JNQU5DRT15CkNPTkZJR19DUFVfRlJFUV9HT1ZfUE9XRVJTQVZFPXkKQ09O RklHX0NQVV9GUkVRX0dPVl9VU0VSU1BBQ0U9eQpDT05GSUdfQ1BVX0ZSRVFfR09WX09OREVNQU5E PXkKQ09ORklHX0NQVV9GUkVRX0dPVl9DT05TRVJWQVRJVkU9eQojIENPTkZJR19DUFVfRlJFUV9H T1ZfU0NIRURVVElMIGlzIG5vdCBzZXQKCiMKIyBDUFUgZnJlcXVlbmN5IHNjYWxpbmcgZHJpdmVy cwojCkNPTkZJR19YODZfSU5URUxfUFNUQVRFPXkKQ09ORklHX1g4Nl9QQ0NfQ1BVRlJFUT1tCkNP TkZJR19YODZfQUNQSV9DUFVGUkVRPW0KQ09ORklHX1g4Nl9BQ1BJX0NQVUZSRVFfQ1BCPXkKQ09O RklHX1g4Nl9QT1dFUk5PV19LOD1tCkNPTkZJR19YODZfQU1EX0ZSRVFfU0VOU0lUSVZJVFk9bQoj IENPTkZJR19YODZfU1BFRURTVEVQX0NFTlRSSU5PIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9QNF9D TE9DS01PRD1tCgojCiMgc2hhcmVkIG9wdGlvbnMKIwpDT05GSUdfWDg2X1NQRUVEU1RFUF9MSUI9 bQoKIwojIENQVSBJZGxlCiMKQ09ORklHX0NQVV9JRExFPXkKIyBDT05GSUdfQ1BVX0lETEVfR09W X0xBRERFUiBpcyBub3Qgc2V0CkNPTkZJR19DUFVfSURMRV9HT1ZfTUVOVT15CkNPTkZJR19JTlRF TF9JRExFPXkKCiMKIyBCdXMgb3B0aW9ucyAoUENJIGV0Yy4pCiMKQ09ORklHX1BDSV9ESVJFQ1Q9 eQpDT05GSUdfUENJX01NQ09ORklHPXkKQ09ORklHX1BDSV9YRU49eQpDT05GSUdfTU1DT05GX0ZB TTEwSD15CiMgQ09ORklHX1BDSV9DTkIyMExFX1FVSVJLIGlzIG5vdCBzZXQKIyBDT05GSUdfSVNB X0JVUyBpcyBub3Qgc2V0CkNPTkZJR19JU0FfRE1BX0FQST15CkNPTkZJR19BTURfTkI9eQojIENP TkZJR19YODZfU1lTRkIgaXMgbm90IHNldAoKIwojIEJpbmFyeSBFbXVsYXRpb25zCiMKQ09ORklH X0lBMzJfRU1VTEFUSU9OPXkKIyBDT05GSUdfSUEzMl9BT1VUIGlzIG5vdCBzZXQKIyBDT05GSUdf WDg2X1gzMiBpcyBub3Qgc2V0CkNPTkZJR19DT01QQVRfMzI9eQpDT05GSUdfQ09NUEFUPXkKQ09O RklHX0NPTVBBVF9GT1JfVTY0X0FMSUdOTUVOVD15CkNPTkZJR19TWVNWSVBDX0NPTVBBVD15CkNP TkZJR19YODZfREVWX0RNQV9PUFM9eQpDT05GSUdfSEFWRV9HRU5FUklDX0dVUD15CgojCiMgRmly bXdhcmUgRHJpdmVycwojCkNPTkZJR19FREQ9bQojIENPTkZJR19FRERfT0ZGIGlzIG5vdCBzZXQK Q09ORklHX0ZJUk1XQVJFX01FTU1BUD15CkNPTkZJR19ETUlJRD15CkNPTkZJR19ETUlfU1lTRlM9 eQpDT05GSUdfRE1JX1NDQU5fTUFDSElORV9OT05fRUZJX0ZBTExCQUNLPXkKQ09ORklHX0lTQ1NJ X0lCRlRfRklORD15CkNPTkZJR19JU0NTSV9JQkZUPW0KIyBDT05GSUdfRldfQ0ZHX1NZU0ZTIGlz IG5vdCBzZXQKIyBDT05GSUdfR09PR0xFX0ZJUk1XQVJFIGlzIG5vdCBzZXQKCiMKIyBFRkkgKEV4 dGVuc2libGUgRmlybXdhcmUgSW50ZXJmYWNlKSBTdXBwb3J0CiMKQ09ORklHX0VGSV9WQVJTPXkK Q09ORklHX0VGSV9FU1JUPXkKQ09ORklHX0VGSV9WQVJTX1BTVE9SRT15CkNPTkZJR19FRklfVkFS U19QU1RPUkVfREVGQVVMVF9ESVNBQkxFPXkKQ09ORklHX0VGSV9SVU5USU1FX01BUD15CiMgQ09O RklHX0VGSV9GQUtFX01FTU1BUCBpcyBub3Qgc2V0CkNPTkZJR19FRklfUlVOVElNRV9XUkFQUEVS Uz15CiMgQ09ORklHX0VGSV9CT09UTE9BREVSX0NPTlRST0wgaXMgbm90IHNldAojIENPTkZJR19F RklfQ0FQU1VMRV9MT0FERVIgaXMgbm90IHNldAojIENPTkZJR19FRklfVEVTVCBpcyBub3Qgc2V0 CiMgQ09ORklHX0FQUExFX1BST1BFUlRJRVMgaXMgbm90IHNldAojIENPTkZJR19SRVNFVF9BVFRB Q0tfTUlUSUdBVElPTiBpcyBub3Qgc2V0CkNPTkZJR19VRUZJX0NQRVI9eQpDT05GSUdfVUVGSV9D UEVSX1g4Nj15CgojCiMgVGVncmEgZmlybXdhcmUgZHJpdmVyCiMKQ09ORklHX0hBVkVfS1ZNPXkK Q09ORklHX0hBVkVfS1ZNX0lSUUNISVA9eQpDT05GSUdfSEFWRV9LVk1fSVJRRkQ9eQpDT05GSUdf SEFWRV9LVk1fSVJRX1JPVVRJTkc9eQpDT05GSUdfSEFWRV9LVk1fRVZFTlRGRD15CkNPTkZJR19L Vk1fTU1JTz15CkNPTkZJR19LVk1fQVNZTkNfUEY9eQpDT05GSUdfSEFWRV9LVk1fTVNJPXkKQ09O RklHX0hBVkVfS1ZNX0NQVV9SRUxBWF9JTlRFUkNFUFQ9eQpDT05GSUdfS1ZNX1ZGSU89eQpDT05G SUdfS1ZNX0dFTkVSSUNfRElSVFlMT0dfUkVBRF9QUk9URUNUPXkKQ09ORklHX0tWTV9DT01QQVQ9 eQpDT05GSUdfSEFWRV9LVk1fSVJRX0JZUEFTUz15CkNPTkZJR19WSVJUVUFMSVpBVElPTj15CkNP TkZJR19LVk09bQpDT05GSUdfS1ZNX0lOVEVMPW0KQ09ORklHX0tWTV9BTUQ9bQpDT05GSUdfS1ZN X01NVV9BVURJVD15CkNPTkZJR19WSE9TVF9ORVQ9bQojIENPTkZJR19WSE9TVF9TQ1NJIGlzIG5v dCBzZXQKIyBDT05GSUdfVkhPU1RfVlNPQ0sgaXMgbm90IHNldApDT05GSUdfVkhPU1Q9bQojIENP TkZJR19WSE9TVF9DUk9TU19FTkRJQU5fTEVHQUNZIGlzIG5vdCBzZXQKCiMKIyBHZW5lcmFsIGFy Y2hpdGVjdHVyZS1kZXBlbmRlbnQgb3B0aW9ucwojCkNPTkZJR19DUkFTSF9DT1JFPXkKQ09ORklH X0tFWEVDX0NPUkU9eQpDT05GSUdfSE9UUExVR19TTVQ9eQpDT05GSUdfT1BST0ZJTEU9bQpDT05G SUdfT1BST0ZJTEVfRVZFTlRfTVVMVElQTEVYPXkKQ09ORklHX0hBVkVfT1BST0ZJTEU9eQpDT05G SUdfT1BST0ZJTEVfTk1JX1RJTUVSPXkKQ09ORklHX0tQUk9CRVM9eQpDT05GSUdfSlVNUF9MQUJF TD15CiMgQ09ORklHX1NUQVRJQ19LRVlTX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX09QVFBS T0JFUz15CkNPTkZJR19LUFJPQkVTX09OX0ZUUkFDRT15CkNPTkZJR19VUFJPQkVTPXkKQ09ORklH X0hBVkVfRUZGSUNJRU5UX1VOQUxJR05FRF9BQ0NFU1M9eQpDT05GSUdfQVJDSF9VU0VfQlVJTFRJ Tl9CU1dBUD15CkNPTkZJR19LUkVUUFJPQkVTPXkKQ09ORklHX1VTRVJfUkVUVVJOX05PVElGSUVS PXkKQ09ORklHX0hBVkVfSU9SRU1BUF9QUk9UPXkKQ09ORklHX0hBVkVfS1BST0JFUz15CkNPTkZJ R19IQVZFX0tSRVRQUk9CRVM9eQpDT05GSUdfSEFWRV9PUFRQUk9CRVM9eQpDT05GSUdfSEFWRV9L UFJPQkVTX09OX0ZUUkFDRT15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX0VSUk9SX0lOSkVDVElPTj15 CkNPTkZJR19IQVZFX05NST15CkNPTkZJR19IQVZFX0FSQ0hfVFJBQ0VIT09LPXkKQ09ORklHX0hB VkVfRE1BX0NPTlRJR1VPVVM9eQpDT05GSUdfR0VORVJJQ19TTVBfSURMRV9USFJFQUQ9eQpDT05G SUdfQVJDSF9IQVNfRk9SVElGWV9TT1VSQ0U9eQpDT05GSUdfQVJDSF9IQVNfU0VUX01FTU9SWT15 CkNPTkZJR19IQVZFX0FSQ0hfVEhSRUFEX1NUUlVDVF9XSElURUxJU1Q9eQpDT05GSUdfQVJDSF9X QU5UU19EWU5BTUlDX1RBU0tfU1RSVUNUPXkKQ09ORklHX0hBVkVfUkVHU19BTkRfU1RBQ0tfQUND RVNTX0FQST15CkNPTkZJR19IQVZFX1JTRVE9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9BUkdfQUND RVNTX0FQST15CkNPTkZJR19IQVZFX0NMSz15CkNPTkZJR19IQVZFX0hXX0JSRUFLUE9JTlQ9eQpD T05GSUdfSEFWRV9NSVhFRF9CUkVBS1BPSU5UU19SRUdTPXkKQ09ORklHX0hBVkVfVVNFUl9SRVRV Uk5fTk9USUZJRVI9eQpDT05GSUdfSEFWRV9QRVJGX0VWRU5UU19OTUk9eQpDT05GSUdfSEFWRV9I QVJETE9DS1VQX0RFVEVDVE9SX1BFUkY9eQpDT05GSUdfSEFWRV9QRVJGX1JFR1M9eQpDT05GSUdf SEFWRV9QRVJGX1VTRVJfU1RBQ0tfRFVNUD15CkNPTkZJR19IQVZFX0FSQ0hfSlVNUF9MQUJFTD15 CkNPTkZJR19IQVZFX0FSQ0hfSlVNUF9MQUJFTF9SRUxBVElWRT15CkNPTkZJR19IQVZFX1JDVV9U QUJMRV9GUkVFPXkKQ09ORklHX0hBVkVfUkNVX1RBQkxFX0lOVkFMSURBVEU9eQpDT05GSUdfQVJD SF9IQVZFX05NSV9TQUZFX0NNUFhDSEc9eQpDT05GSUdfSEFWRV9BTElHTkVEX1NUUlVDVF9QQUdF PXkKQ09ORklHX0hBVkVfQ01QWENIR19MT0NBTD15CkNPTkZJR19IQVZFX0NNUFhDSEdfRE9VQkxF PXkKQ09ORklHX0FSQ0hfV0FOVF9DT01QQVRfSVBDX1BBUlNFX1ZFUlNJT049eQpDT05GSUdfQVJD SF9XQU5UX09MRF9DT01QQVRfSVBDPXkKQ09ORklHX0hBVkVfQVJDSF9TRUNDT01QX0ZJTFRFUj15 CkNPTkZJR19TRUNDT01QX0ZJTFRFUj15CkNPTkZJR19IQVZFX0FSQ0hfU1RBQ0tMRUFLPXkKQ09O RklHX0hBVkVfU1RBQ0tQUk9URUNUT1I9eQpDT05GSUdfQ0NfSEFTX1NUQUNLUFJPVEVDVE9SX05P TkU9eQpDT05GSUdfU1RBQ0tQUk9URUNUT1I9eQpDT05GSUdfU1RBQ0tQUk9URUNUT1JfU1RST05H PXkKQ09ORklHX0hBVkVfQVJDSF9XSVRISU5fU1RBQ0tfRlJBTUVTPXkKQ09ORklHX0hBVkVfQ09O VEVYVF9UUkFDS0lORz15CkNPTkZJR19IQVZFX1ZJUlRfQ1BVX0FDQ09VTlRJTkdfR0VOPXkKQ09O RklHX0hBVkVfSVJRX1RJTUVfQUNDT1VOVElORz15CkNPTkZJR19IQVZFX01PVkVfUE1EPXkKQ09O RklHX0hBVkVfQVJDSF9UUkFOU1BBUkVOVF9IVUdFUEFHRT15CkNPTkZJR19IQVZFX0FSQ0hfVFJB TlNQQVJFTlRfSFVHRVBBR0VfUFVEPXkKQ09ORklHX0hBVkVfQVJDSF9IVUdFX1ZNQVA9eQpDT05G SUdfSEFWRV9BUkNIX1NPRlRfRElSVFk9eQpDT05GSUdfSEFWRV9NT0RfQVJDSF9TUEVDSUZJQz15 CkNPTkZJR19NT0RVTEVTX1VTRV9FTEZfUkVMQT15CkNPTkZJR19IQVZFX0lSUV9FWElUX09OX0lS UV9TVEFDSz15CkNPTkZJR19BUkNIX0hBU19FTEZfUkFORE9NSVpFPXkKQ09ORklHX0hBVkVfQVJD SF9NTUFQX1JORF9CSVRTPXkKQ09ORklHX0hBVkVfRVhJVF9USFJFQUQ9eQpDT05GSUdfQVJDSF9N TUFQX1JORF9CSVRTPTI4CkNPTkZJR19IQVZFX0FSQ0hfTU1BUF9STkRfQ09NUEFUX0JJVFM9eQpD T05GSUdfQVJDSF9NTUFQX1JORF9DT01QQVRfQklUUz04CkNPTkZJR19IQVZFX0FSQ0hfQ09NUEFU X01NQVBfQkFTRVM9eQpDT05GSUdfSEFWRV9DT1BZX1RIUkVBRF9UTFM9eQpDT05GSUdfSEFWRV9T VEFDS19WQUxJREFUSU9OPXkKQ09ORklHX0hBVkVfUkVMSUFCTEVfU1RBQ0tUUkFDRT15CkNPTkZJ R19PTERfU0lHU1VTUEVORDM9eQpDT05GSUdfQ09NUEFUX09MRF9TSUdBQ1RJT049eQpDT05GSUdf Q09NUEFUXzMyQklUX1RJTUU9eQpDT05GSUdfSEFWRV9BUkNIX1ZNQVBfU1RBQ0s9eQpDT05GSUdf Vk1BUF9TVEFDSz15CkNPTkZJR19BUkNIX0hBU19TVFJJQ1RfS0VSTkVMX1JXWD15CkNPTkZJR19T VFJJQ1RfS0VSTkVMX1JXWD15CkNPTkZJR19BUkNIX0hBU19TVFJJQ1RfTU9EVUxFX1JXWD15CkNP TkZJR19TVFJJQ1RfTU9EVUxFX1JXWD15CkNPTkZJR19BUkNIX0hBU19SRUZDT1VOVD15CiMgQ09O RklHX1JFRkNPVU5UX0ZVTEwgaXMgbm90IHNldApDT05GSUdfSEFWRV9BUkNIX1BSRUwzMl9SRUxP Q0FUSU9OUz15CgojCiMgR0NPVi1iYXNlZCBrZXJuZWwgcHJvZmlsaW5nCiMKIyBDT05GSUdfR0NP Vl9LRVJORUwgaXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfR0NPVl9QUk9GSUxFX0FMTD15CkNP TkZJR19QTFVHSU5fSE9TVENDPSJnKysiCkNPTkZJR19IQVZFX0dDQ19QTFVHSU5TPXkKIyBDT05G SUdfR0NDX1BMVUdJTlMgaXMgbm90IHNldApDT05GSUdfUlRfTVVURVhFUz15CkNPTkZJR19CQVNF X1NNQUxMPTAKQ09ORklHX01PRFVMRVM9eQpDT05GSUdfTU9EVUxFX0ZPUkNFX0xPQUQ9eQpDT05G SUdfTU9EVUxFX1VOTE9BRD15CiMgQ09ORklHX01PRFVMRV9GT1JDRV9VTkxPQUQgaXMgbm90IHNl dAojIENPTkZJR19NT0RWRVJTSU9OUyBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFVMRV9TUkNWRVJT SU9OX0FMTCBpcyBub3Qgc2V0CiMgQ09ORklHX01PRFVMRV9TSUcgaXMgbm90IHNldAojIENPTkZJ R19NT0RVTEVfQ09NUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19UUklNX1VOVVNFRF9LU1lNUyBp cyBub3Qgc2V0CkNPTkZJR19NT0RVTEVTX1RSRUVfTE9PS1VQPXkKQ09ORklHX0JMT0NLPXkKQ09O RklHX0JMS19TQ1NJX1JFUVVFU1Q9eQpDT05GSUdfQkxLX0RFVl9CU0c9eQpDT05GSUdfQkxLX0RF Vl9CU0dMSUI9eQpDT05GSUdfQkxLX0RFVl9JTlRFR1JJVFk9eQojIENPTkZJR19CTEtfREVWX1pP TkVEIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfVEhST1RUTElORz15CiMgQ09ORklHX0JMS19E RVZfVEhST1RUTElOR19MT1cgaXMgbm90IHNldAojIENPTkZJR19CTEtfQ01ETElORV9QQVJTRVIg aXMgbm90IHNldAojIENPTkZJR19CTEtfV0JUIGlzIG5vdCBzZXQKIyBDT05GSUdfQkxLX0NHUk9V UF9JT0xBVEVOQ1kgaXMgbm90IHNldApDT05GSUdfQkxLX0RFQlVHX0ZTPXkKIyBDT05GSUdfQkxL X1NFRF9PUEFMIGlzIG5vdCBzZXQKCiMKIyBQYXJ0aXRpb24gVHlwZXMKIwpDT05GSUdfUEFSVElU SU9OX0FEVkFOQ0VEPXkKIyBDT05GSUdfQUNPUk5fUEFSVElUSU9OIGlzIG5vdCBzZXQKIyBDT05G SUdfQUlYX1BBUlRJVElPTiBpcyBub3Qgc2V0CkNPTkZJR19PU0ZfUEFSVElUSU9OPXkKQ09ORklH X0FNSUdBX1BBUlRJVElPTj15CiMgQ09ORklHX0FUQVJJX1BBUlRJVElPTiBpcyBub3Qgc2V0CkNP TkZJR19NQUNfUEFSVElUSU9OPXkKQ09ORklHX01TRE9TX1BBUlRJVElPTj15CkNPTkZJR19CU0Rf RElTS0xBQkVMPXkKQ09ORklHX01JTklYX1NVQlBBUlRJVElPTj15CkNPTkZJR19TT0xBUklTX1g4 Nl9QQVJUSVRJT049eQpDT05GSUdfVU5JWFdBUkVfRElTS0xBQkVMPXkKIyBDT05GSUdfTERNX1BB UlRJVElPTiBpcyBub3Qgc2V0CkNPTkZJR19TR0lfUEFSVElUSU9OPXkKIyBDT05GSUdfVUxUUklY X1BBUlRJVElPTiBpcyBub3Qgc2V0CkNPTkZJR19TVU5fUEFSVElUSU9OPXkKQ09ORklHX0tBUk1B X1BBUlRJVElPTj15CkNPTkZJR19FRklfUEFSVElUSU9OPXkKIyBDT05GSUdfU1lTVjY4X1BBUlRJ VElPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0NNRExJTkVfUEFSVElUSU9OIGlzIG5vdCBzZXQKQ09O RklHX0JMT0NLX0NPTVBBVD15CkNPTkZJR19CTEtfTVFfUENJPXkKQ09ORklHX0JMS19NUV9WSVJU SU89eQpDT05GSUdfQkxLX1BNPXkKCiMKIyBJTyBTY2hlZHVsZXJzCiMKQ09ORklHX01RX0lPU0NI RURfREVBRExJTkU9eQpDT05GSUdfTVFfSU9TQ0hFRF9LWUJFUj15CiMgQ09ORklHX0lPU0NIRURf QkZRIGlzIG5vdCBzZXQKQ09ORklHX1BSRUVNUFRfTk9USUZJRVJTPXkKQ09ORklHX1BBREFUQT15 CkNPTkZJR19BU04xPXkKQ09ORklHX0lOTElORV9TUElOX1VOTE9DS19JUlE9eQpDT05GSUdfSU5M SU5FX1JFQURfVU5MT0NLPXkKQ09ORklHX0lOTElORV9SRUFEX1VOTE9DS19JUlE9eQpDT05GSUdf SU5MSU5FX1dSSVRFX1VOTE9DSz15CkNPTkZJR19JTkxJTkVfV1JJVEVfVU5MT0NLX0lSUT15CkNP TkZJR19BUkNIX1NVUFBPUlRTX0FUT01JQ19STVc9eQpDT05GSUdfTVVURVhfU1BJTl9PTl9PV05F Uj15CkNPTkZJR19SV1NFTV9TUElOX09OX09XTkVSPXkKQ09ORklHX0xPQ0tfU1BJTl9PTl9PV05F Uj15CkNPTkZJR19BUkNIX1VTRV9RVUVVRURfU1BJTkxPQ0tTPXkKQ09ORklHX1FVRVVFRF9TUElO TE9DS1M9eQpDT05GSUdfQVJDSF9VU0VfUVVFVUVEX1JXTE9DS1M9eQpDT05GSUdfUVVFVUVEX1JX TE9DS1M9eQpDT05GSUdfQVJDSF9IQVNfU1lOQ19DT1JFX0JFRk9SRV9VU0VSTU9ERT15CkNPTkZJ R19BUkNIX0hBU19TWVNDQUxMX1dSQVBQRVI9eQpDT05GSUdfRlJFRVpFUj15CgojCiMgRXhlY3V0 YWJsZSBmaWxlIGZvcm1hdHMKIwpDT05GSUdfQklORk1UX0VMRj15CkNPTkZJR19DT01QQVRfQklO Rk1UX0VMRj15CkNPTkZJR19FTEZDT1JFPXkKQ09ORklHX0NPUkVfRFVNUF9ERUZBVUxUX0VMRl9I RUFERVJTPXkKQ09ORklHX0JJTkZNVF9TQ1JJUFQ9eQpDT05GSUdfQklORk1UX01JU0M9bQpDT05G SUdfQ09SRURVTVA9eQoKIwojIE1lbW9yeSBNYW5hZ2VtZW50IG9wdGlvbnMKIwpDT05GSUdfU0VM RUNUX01FTU9SWV9NT0RFTD15CkNPTkZJR19TUEFSU0VNRU1fTUFOVUFMPXkKQ09ORklHX1NQQVJT RU1FTT15CkNPTkZJR19ORUVEX01VTFRJUExFX05PREVTPXkKQ09ORklHX0hBVkVfTUVNT1JZX1BS RVNFTlQ9eQpDT05GSUdfU1BBUlNFTUVNX0VYVFJFTUU9eQpDT05GSUdfU1BBUlNFTUVNX1ZNRU1N QVBfRU5BQkxFPXkKQ09ORklHX1NQQVJTRU1FTV9WTUVNTUFQPXkKQ09ORklHX0hBVkVfTUVNQkxP Q0tfTk9ERV9NQVA9eQpDT05GSUdfQVJDSF9ESVNDQVJEX01FTUJMT0NLPXkKQ09ORklHX01FTU9S WV9JU09MQVRJT049eQpDT05GSUdfSEFWRV9CT09UTUVNX0lORk9fTk9ERT15CkNPTkZJR19NRU1P UllfSE9UUExVRz15CkNPTkZJR19NRU1PUllfSE9UUExVR19TUEFSU0U9eQojIENPTkZJR19NRU1P UllfSE9UUExVR19ERUZBVUxUX09OTElORSBpcyBub3Qgc2V0CkNPTkZJR19NRU1PUllfSE9UUkVN T1ZFPXkKQ09ORklHX1NQTElUX1BUTE9DS19DUFVTPTQKQ09ORklHX01FTU9SWV9CQUxMT09OPXkK Q09ORklHX0JBTExPT05fQ09NUEFDVElPTj15CkNPTkZJR19DT01QQUNUSU9OPXkKQ09ORklHX01J R1JBVElPTj15CkNPTkZJR19QSFlTX0FERFJfVF82NEJJVD15CkNPTkZJR19CT1VOQ0U9eQpDT05G SUdfVklSVF9UT19CVVM9eQpDT05GSUdfTU1VX05PVElGSUVSPXkKQ09ORklHX0tTTT15CkNPTkZJ R19ERUZBVUxUX01NQVBfTUlOX0FERFI9NDA5NgpDT05GSUdfQVJDSF9TVVBQT1JUU19NRU1PUllf RkFJTFVSRT15CkNPTkZJR19NRU1PUllfRkFJTFVSRT15CkNPTkZJR19IV1BPSVNPTl9JTkpFQ1Q9 bQpDT05GSUdfVFJBTlNQQVJFTlRfSFVHRVBBR0U9eQpDT05GSUdfVFJBTlNQQVJFTlRfSFVHRVBB R0VfQUxXQVlTPXkKIyBDT05GSUdfVFJBTlNQQVJFTlRfSFVHRVBBR0VfTUFEVklTRSBpcyBub3Qg c2V0CkNPTkZJR19BUkNIX1dBTlRTX1RIUF9TV0FQPXkKQ09ORklHX1RIUF9TV0FQPXkKQ09ORklH X1RSQU5TUEFSRU5UX0hVR0VfUEFHRUNBQ0hFPXkKQ09ORklHX0NMRUFOQ0FDSEU9eQpDT05GSUdf RlJPTlRTV0FQPXkKQ09ORklHX0NNQT15CiMgQ09ORklHX0NNQV9ERUJVRyBpcyBub3Qgc2V0CiMg Q09ORklHX0NNQV9ERUJVR0ZTIGlzIG5vdCBzZXQKQ09ORklHX0NNQV9BUkVBUz03CiMgQ09ORklH X01FTV9TT0ZUX0RJUlRZIGlzIG5vdCBzZXQKQ09ORklHX1pTV0FQPXkKQ09ORklHX1pQT09MPXkK Q09ORklHX1pCVUQ9eQojIENPTkZJR19aM0ZPTEQgaXMgbm90IHNldApDT05GSUdfWlNNQUxMT0M9 eQojIENPTkZJR19QR1RBQkxFX01BUFBJTkcgaXMgbm90IHNldAojIENPTkZJR19aU01BTExPQ19T VEFUIGlzIG5vdCBzZXQKQ09ORklHX0dFTkVSSUNfRUFSTFlfSU9SRU1BUD15CiMgQ09ORklHX0RF RkVSUkVEX1NUUlVDVF9QQUdFX0lOSVQgaXMgbm90IHNldApDT05GSUdfSURMRV9QQUdFX1RSQUNL SU5HPXkKQ09ORklHX0FSQ0hfSEFTX1pPTkVfREVWSUNFPXkKQ09ORklHX1pPTkVfREVWSUNFPXkK Q09ORklHX0FSQ0hfSEFTX0hNTT15CkNPTkZJR19ERVZfUEFHRU1BUF9PUFM9eQojIENPTkZJR19I TU1fTUlSUk9SIGlzIG5vdCBzZXQKIyBDT05GSUdfREVWSUNFX1BSSVZBVEUgaXMgbm90IHNldAoj IENPTkZJR19ERVZJQ0VfUFVCTElDIGlzIG5vdCBzZXQKQ09ORklHX0ZSQU1FX1ZFQ1RPUj15CkNP TkZJR19BUkNIX1VTRVNfSElHSF9WTUFfRkxBR1M9eQpDT05GSUdfQVJDSF9IQVNfUEtFWVM9eQoj IENPTkZJR19QRVJDUFVfU1RBVFMgaXMgbm90IHNldAojIENPTkZJR19HVVBfQkVOQ0hNQVJLIGlz IG5vdCBzZXQKQ09ORklHX0FSQ0hfSEFTX1BURV9TUEVDSUFMPXkKQ09ORklHX05FVD15CkNPTkZJ R19DT01QQVRfTkVUTElOS19NRVNTQUdFUz15CkNPTkZJR19ORVRfSU5HUkVTUz15CkNPTkZJR19O RVRfRUdSRVNTPXkKQ09ORklHX1NLQl9FWFRFTlNJT05TPXkKCiMKIyBOZXR3b3JraW5nIG9wdGlv bnMKIwpDT05GSUdfUEFDS0VUPXkKQ09ORklHX1BBQ0tFVF9ESUFHPW0KQ09ORklHX1VOSVg9eQpD T05GSUdfVU5JWF9ESUFHPW0KIyBDT05GSUdfVExTIGlzIG5vdCBzZXQKQ09ORklHX1hGUk09eQpD T05GSUdfWEZSTV9BTEdPPXkKQ09ORklHX1hGUk1fVVNFUj15CiMgQ09ORklHX1hGUk1fSU5URVJG QUNFIGlzIG5vdCBzZXQKQ09ORklHX1hGUk1fU1VCX1BPTElDWT15CkNPTkZJR19YRlJNX01JR1JB VEU9eQpDT05GSUdfWEZSTV9TVEFUSVNUSUNTPXkKQ09ORklHX1hGUk1fSVBDT01QPW0KQ09ORklH X05FVF9LRVk9bQpDT05GSUdfTkVUX0tFWV9NSUdSQVRFPXkKIyBDT05GSUdfWERQX1NPQ0tFVFMg aXMgbm90IHNldApDT05GSUdfSU5FVD15CkNPTkZJR19JUF9NVUxUSUNBU1Q9eQpDT05GSUdfSVBf QURWQU5DRURfUk9VVEVSPXkKQ09ORklHX0lQX0ZJQl9UUklFX1NUQVRTPXkKQ09ORklHX0lQX01V TFRJUExFX1RBQkxFUz15CkNPTkZJR19JUF9ST1VURV9NVUxUSVBBVEg9eQpDT05GSUdfSVBfUk9V VEVfVkVSQk9TRT15CkNPTkZJR19JUF9ST1VURV9DTEFTU0lEPXkKQ09ORklHX0lQX1BOUD15CkNP TkZJR19JUF9QTlBfREhDUD15CiMgQ09ORklHX0lQX1BOUF9CT09UUCBpcyBub3Qgc2V0CiMgQ09O RklHX0lQX1BOUF9SQVJQIGlzIG5vdCBzZXQKQ09ORklHX05FVF9JUElQPW0KQ09ORklHX05FVF9J UEdSRV9ERU1VWD1tCkNPTkZJR19ORVRfSVBfVFVOTkVMPW0KQ09ORklHX05FVF9JUEdSRT1tCkNP TkZJR19ORVRfSVBHUkVfQlJPQURDQVNUPXkKQ09ORklHX0lQX01ST1VURV9DT01NT049eQpDT05G SUdfSVBfTVJPVVRFPXkKQ09ORklHX0lQX01ST1VURV9NVUxUSVBMRV9UQUJMRVM9eQpDT05GSUdf SVBfUElNU01fVjE9eQpDT05GSUdfSVBfUElNU01fVjI9eQpDT05GSUdfU1lOX0NPT0tJRVM9eQpD T05GSUdfTkVUX0lQVlRJPW0KQ09ORklHX05FVF9VRFBfVFVOTkVMPW0KQ09ORklHX05FVF9GT1U9 bQpDT05GSUdfTkVUX0ZPVV9JUF9UVU5ORUxTPXkKQ09ORklHX0lORVRfQUg9bQpDT05GSUdfSU5F VF9FU1A9bQojIENPTkZJR19JTkVUX0VTUF9PRkZMT0FEIGlzIG5vdCBzZXQKQ09ORklHX0lORVRf SVBDT01QPW0KQ09ORklHX0lORVRfWEZSTV9UVU5ORUw9bQpDT05GSUdfSU5FVF9UVU5ORUw9bQpD T05GSUdfSU5FVF9YRlJNX01PREVfVFJBTlNQT1JUPW0KQ09ORklHX0lORVRfWEZSTV9NT0RFX1RV Tk5FTD1tCkNPTkZJR19JTkVUX1hGUk1fTU9ERV9CRUVUPW0KQ09ORklHX0lORVRfRElBRz1tCkNP TkZJR19JTkVUX1RDUF9ESUFHPW0KQ09ORklHX0lORVRfVURQX0RJQUc9bQojIENPTkZJR19JTkVU X1JBV19ESUFHIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5FVF9ESUFHX0RFU1RST1kgaXMgbm90IHNl dApDT05GSUdfVENQX0NPTkdfQURWQU5DRUQ9eQpDT05GSUdfVENQX0NPTkdfQklDPW0KQ09ORklH X1RDUF9DT05HX0NVQklDPXkKQ09ORklHX1RDUF9DT05HX1dFU1RXT09EPW0KQ09ORklHX1RDUF9D T05HX0hUQ1A9bQpDT05GSUdfVENQX0NPTkdfSFNUQ1A9bQpDT05GSUdfVENQX0NPTkdfSFlCTEE9 bQpDT05GSUdfVENQX0NPTkdfVkVHQVM9bQojIENPTkZJR19UQ1BfQ09OR19OViBpcyBub3Qgc2V0 CkNPTkZJR19UQ1BfQ09OR19TQ0FMQUJMRT1tCkNPTkZJR19UQ1BfQ09OR19MUD1tCkNPTkZJR19U Q1BfQ09OR19WRU5PPW0KQ09ORklHX1RDUF9DT05HX1lFQUg9bQpDT05GSUdfVENQX0NPTkdfSUxM SU5PSVM9bQojIENPTkZJR19UQ1BfQ09OR19EQ1RDUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RDUF9D T05HX0NERyBpcyBub3Qgc2V0CiMgQ09ORklHX1RDUF9DT05HX0JCUiBpcyBub3Qgc2V0CkNPTkZJ R19ERUZBVUxUX0NVQklDPXkKIyBDT05GSUdfREVGQVVMVF9SRU5PIGlzIG5vdCBzZXQKQ09ORklH X0RFRkFVTFRfVENQX0NPTkc9ImN1YmljIgpDT05GSUdfVENQX01ENVNJRz15CkNPTkZJR19JUFY2 PXkKQ09ORklHX0lQVjZfUk9VVEVSX1BSRUY9eQpDT05GSUdfSVBWNl9ST1VURV9JTkZPPXkKQ09O RklHX0lQVjZfT1BUSU1JU1RJQ19EQUQ9eQpDT05GSUdfSU5FVDZfQUg9bQpDT05GSUdfSU5FVDZf RVNQPW0KIyBDT05GSUdfSU5FVDZfRVNQX09GRkxPQUQgaXMgbm90IHNldApDT05GSUdfSU5FVDZf SVBDT01QPW0KQ09ORklHX0lQVjZfTUlQNj1tCiMgQ09ORklHX0lQVjZfSUxBIGlzIG5vdCBzZXQK Q09ORklHX0lORVQ2X1hGUk1fVFVOTkVMPW0KQ09ORklHX0lORVQ2X1RVTk5FTD1tCkNPTkZJR19J TkVUNl9YRlJNX01PREVfVFJBTlNQT1JUPW0KQ09ORklHX0lORVQ2X1hGUk1fTU9ERV9UVU5ORUw9 bQpDT05GSUdfSU5FVDZfWEZSTV9NT0RFX0JFRVQ9bQpDT05GSUdfSU5FVDZfWEZSTV9NT0RFX1JP VVRFT1BUSU1JWkFUSU9OPW0KQ09ORklHX0lQVjZfVlRJPW0KQ09ORklHX0lQVjZfU0lUPW0KQ09O RklHX0lQVjZfU0lUXzZSRD15CkNPTkZJR19JUFY2X05ESVNDX05PREVUWVBFPXkKQ09ORklHX0lQ VjZfVFVOTkVMPW0KIyBDT05GSUdfSVBWNl9HUkUgaXMgbm90IHNldApDT05GSUdfSVBWNl9GT1U9 bQpDT05GSUdfSVBWNl9GT1VfVFVOTkVMPW0KQ09ORklHX0lQVjZfTVVMVElQTEVfVEFCTEVTPXkK IyBDT05GSUdfSVBWNl9TVUJUUkVFUyBpcyBub3Qgc2V0CkNPTkZJR19JUFY2X01ST1VURT15CkNP TkZJR19JUFY2X01ST1VURV9NVUxUSVBMRV9UQUJMRVM9eQpDT05GSUdfSVBWNl9QSU1TTV9WMj15 CkNPTkZJR19JUFY2X1NFRzZfTFdUVU5ORUw9eQojIENPTkZJR19JUFY2X1NFRzZfSE1BQyBpcyBu b3Qgc2V0CkNPTkZJR19JUFY2X1NFRzZfQlBGPXkKQ09ORklHX05FVExBQkVMPXkKQ09ORklHX05F VFdPUktfU0VDTUFSSz15CkNPTkZJR19ORVRfUFRQX0NMQVNTSUZZPXkKQ09ORklHX05FVFdPUktf UEhZX1RJTUVTVEFNUElORz15CkNPTkZJR19ORVRGSUxURVI9eQpDT05GSUdfTkVURklMVEVSX0FE VkFOQ0VEPXkKQ09ORklHX0JSSURHRV9ORVRGSUxURVI9bQoKIwojIENvcmUgTmV0ZmlsdGVyIENv bmZpZ3VyYXRpb24KIwpDT05GSUdfTkVURklMVEVSX0lOR1JFU1M9eQpDT05GSUdfTkVURklMVEVS X05FVExJTks9bQpDT05GSUdfTkVURklMVEVSX0ZBTUlMWV9CUklER0U9eQpDT05GSUdfTkVURklM VEVSX0ZBTUlMWV9BUlA9eQpDT05GSUdfTkVURklMVEVSX05FVExJTktfQUNDVD1tCkNPTkZJR19O RVRGSUxURVJfTkVUTElOS19RVUVVRT1tCkNPTkZJR19ORVRGSUxURVJfTkVUTElOS19MT0c9bQpD T05GSUdfTkVURklMVEVSX05FVExJTktfT1NGPW0KQ09ORklHX05GX0NPTk5UUkFDSz1tCkNPTkZJ R19ORl9MT0dfQ09NTU9OPW0KIyBDT05GSUdfTkZfTE9HX05FVERFViBpcyBub3Qgc2V0CkNPTkZJ R19ORVRGSUxURVJfQ09OTkNPVU5UPW0KQ09ORklHX05GX0NPTk5UUkFDS19NQVJLPXkKQ09ORklH X05GX0NPTk5UUkFDS19TRUNNQVJLPXkKQ09ORklHX05GX0NPTk5UUkFDS19aT05FUz15CkNPTkZJ R19ORl9DT05OVFJBQ0tfUFJPQ0ZTPXkKQ09ORklHX05GX0NPTk5UUkFDS19FVkVOVFM9eQojIENP TkZJR19ORl9DT05OVFJBQ0tfVElNRU9VVCBpcyBub3Qgc2V0CkNPTkZJR19ORl9DT05OVFJBQ0tf VElNRVNUQU1QPXkKQ09ORklHX05GX0NPTk5UUkFDS19MQUJFTFM9eQpDT05GSUdfTkZfQ1RfUFJP VE9fRENDUD15CkNPTkZJR19ORl9DVF9QUk9UT19HUkU9bQpDT05GSUdfTkZfQ1RfUFJPVE9fU0NU UD15CkNPTkZJR19ORl9DVF9QUk9UT19VRFBMSVRFPXkKQ09ORklHX05GX0NPTk5UUkFDS19BTUFO REE9bQpDT05GSUdfTkZfQ09OTlRSQUNLX0ZUUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfSDMyMz1t CkNPTkZJR19ORl9DT05OVFJBQ0tfSVJDPW0KQ09ORklHX05GX0NPTk5UUkFDS19CUk9BRENBU1Q9 bQpDT05GSUdfTkZfQ09OTlRSQUNLX05FVEJJT1NfTlM9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NO TVA9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1BQVFA9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NBTkU9 bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NJUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfVEZUUD1tCkNP TkZJR19ORl9DVF9ORVRMSU5LPW0KIyBDT05GSUdfTkVURklMVEVSX05FVExJTktfR0xVRV9DVCBp cyBub3Qgc2V0CkNPTkZJR19ORl9OQVQ9bQpDT05GSUdfTkZfTkFUX05FRURFRD15CkNPTkZJR19O Rl9OQVRfQU1BTkRBPW0KQ09ORklHX05GX05BVF9GVFA9bQpDT05GSUdfTkZfTkFUX0lSQz1tCkNP TkZJR19ORl9OQVRfU0lQPW0KQ09ORklHX05GX05BVF9URlRQPW0KQ09ORklHX05GX05BVF9SRURJ UkVDVD15CkNPTkZJR19ORVRGSUxURVJfU1lOUFJPWFk9bQpDT05GSUdfTkZfVEFCTEVTPW0KIyBD T05GSUdfTkZfVEFCTEVTX1NFVCBpcyBub3Qgc2V0CiMgQ09ORklHX05GX1RBQkxFU19JTkVUIGlz IG5vdCBzZXQKIyBDT05GSUdfTkZfVEFCTEVTX05FVERFViBpcyBub3Qgc2V0CiMgQ09ORklHX05G VF9OVU1HRU4gaXMgbm90IHNldApDT05GSUdfTkZUX0NUPW0KQ09ORklHX05GVF9DT1VOVEVSPW0K IyBDT05GSUdfTkZUX0NPTk5MSU1JVCBpcyBub3Qgc2V0CkNPTkZJR19ORlRfTE9HPW0KQ09ORklH X05GVF9MSU1JVD1tCiMgQ09ORklHX05GVF9NQVNRIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZUX1JF RElSIGlzIG5vdCBzZXQKQ09ORklHX05GVF9OQVQ9bQojIENPTkZJR19ORlRfVFVOTkVMIGlzIG5v dCBzZXQKIyBDT05GSUdfTkZUX09CSlJFRiBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9RVUVVRSBp cyBub3Qgc2V0CiMgQ09ORklHX05GVF9RVU9UQSBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9SRUpF Q1QgaXMgbm90IHNldApDT05GSUdfTkZUX0NPTVBBVD1tCkNPTkZJR19ORlRfSEFTSD1tCiMgQ09O RklHX05GVF9YRlJNIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZUX1NPQ0tFVCBpcyBub3Qgc2V0CiMg Q09ORklHX05GVF9PU0YgaXMgbm90IHNldAojIENPTkZJR19ORlRfVFBST1hZIGlzIG5vdCBzZXQK IyBDT05GSUdfTkZfRkxPV19UQUJMRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRGSUxURVJfWFRBQkxF Uz15CgojCiMgWHRhYmxlcyBjb21iaW5lZCBtb2R1bGVzCiMKQ09ORklHX05FVEZJTFRFUl9YVF9N QVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9DT05OTUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRf U0VUPW0KCiMKIyBYdGFibGVzIHRhcmdldHMKIwpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9B VURJVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0NIRUNLU1VNPW0KQ09ORklHX05FVEZJ TFRFUl9YVF9UQVJHRVRfQ0xBU1NJRlk9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9DT05O TUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0NPTk5TRUNNQVJLPW0KQ09ORklHX05F VEZJTFRFUl9YVF9UQVJHRVRfQ1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9EU0NQPW0K Q09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfSEw9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdF VF9ITUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0lETEVUSU1FUj1tCkNPTkZJR19O RVRGSUxURVJfWFRfVEFSR0VUX0xFRD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0xPRz1t CkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX05B VD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05FVE1BUD1tCkNPTkZJR19ORVRGSUxURVJf WFRfVEFSR0VUX05GTE9HPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTkZRVUVVRT1tCkNP TkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05PVFJBQ0s9bQpDT05GSUdfTkVURklMVEVSX1hUX1RB UkdFVF9SQVRFRVNUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfUkVESVJFQ1Q9bQpDT05G SUdfTkVURklMVEVSX1hUX1RBUkdFVF9URUU9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9U UFJPWFk9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UUkFDRT1tCkNPTkZJR19ORVRGSUxU RVJfWFRfVEFSR0VUX1NFQ01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UQ1BNU1M9 bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UQ1BPUFRTVFJJUD1tCgojCiMgWHRhYmxlcyBt YXRjaGVzCiMKQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9BRERSVFlQRT1tCkNPTkZJR19ORVRG SUxURVJfWFRfTUFUQ0hfQlBGPW0KIyBDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NHUk9VUCBp cyBub3Qgc2V0CkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ0xVU1RFUj1tCkNPTkZJR19ORVRG SUxURVJfWFRfTUFUQ0hfQ09NTUVOVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ09OTkJZ VEVTPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT05OTEFCRUw9bQpDT05GSUdfTkVURklM VEVSX1hUX01BVENIX0NPTk5MSU1JVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQ09OTk1B Uks9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NPTk5UUkFDSz1tCkNPTkZJR19ORVRGSUxU RVJfWFRfTUFUQ0hfQ1BVPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9EQ0NQPW0KQ09ORklH X05FVEZJTFRFUl9YVF9NQVRDSF9ERVZHUk9VUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hf RFNDUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfRUNOPW0KQ09ORklHX05FVEZJTFRFUl9Y VF9NQVRDSF9FU1A9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0hBU0hMSU1JVD1tCkNPTkZJ R19ORVRGSUxURVJfWFRfTUFUQ0hfSEVMUEVSPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9I TD1tCiMgQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9JUENPTVAgaXMgbm90IHNldApDT05GSUdf TkVURklMVEVSX1hUX01BVENIX0lQUkFOR0U9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0lQ VlM9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0wyVFA9bQpDT05GSUdfTkVURklMVEVSX1hU X01BVENIX0xFTkdUSD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTElNSVQ9bQpDT05GSUdf TkVURklMVEVSX1hUX01BVENIX01BQz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTUFSSz1t CkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTVVMVElQT1JUPW0KQ09ORklHX05FVEZJTFRFUl9Y VF9NQVRDSF9ORkFDQ1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX09TRj1tCkNPTkZJR19O RVRGSUxURVJfWFRfTUFUQ0hfT1dORVI9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1BPTElD WT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUEhZU0RFVj1tCkNPTkZJR19ORVRGSUxURVJf WFRfTUFUQ0hfUEtUVFlQRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfUVVPVEE9bQpDT05G SUdfTkVURklMVEVSX1hUX01BVENIX1JBVEVFU1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENI X1JFQUxNPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9SRUNFTlQ9bQpDT05GSUdfTkVURklM VEVSX1hUX01BVENIX1NDVFA9bQojIENPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfU09DS0VUIGlz IG5vdCBzZXQKQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TVEFURT1tCkNPTkZJR19ORVRGSUxU RVJfWFRfTUFUQ0hfU1RBVElTVElDPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TVFJJTkc9 bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1RDUE1TUz1tCkNPTkZJR19ORVRGSUxURVJfWFRf TUFUQ0hfVElNRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfVTMyPW0KQ09ORklHX0lQX1NF VD1tCkNPTkZJR19JUF9TRVRfTUFYPTI1NgpDT05GSUdfSVBfU0VUX0JJVE1BUF9JUD1tCkNPTkZJ R19JUF9TRVRfQklUTUFQX0lQTUFDPW0KQ09ORklHX0lQX1NFVF9CSVRNQVBfUE9SVD1tCkNPTkZJ R19JUF9TRVRfSEFTSF9JUD1tCiMgQ09ORklHX0lQX1NFVF9IQVNIX0lQTUFSSyBpcyBub3Qgc2V0 CkNPTkZJR19JUF9TRVRfSEFTSF9JUFBPUlQ9bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQT1JUSVA9 bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQT1JUTkVUPW0KIyBDT05GSUdfSVBfU0VUX0hBU0hfSVBN QUMgaXMgbm90IHNldAojIENPTkZJR19JUF9TRVRfSEFTSF9NQUMgaXMgbm90IHNldAojIENPTkZJ R19JUF9TRVRfSEFTSF9ORVRQT1JUTkVUIGlzIG5vdCBzZXQKQ09ORklHX0lQX1NFVF9IQVNIX05F VD1tCiMgQ09ORklHX0lQX1NFVF9IQVNIX05FVE5FVCBpcyBub3Qgc2V0CkNPTkZJR19JUF9TRVRf SEFTSF9ORVRQT1JUPW0KQ09ORklHX0lQX1NFVF9IQVNIX05FVElGQUNFPW0KQ09ORklHX0lQX1NF VF9MSVNUX1NFVD1tCkNPTkZJR19JUF9WUz1tCkNPTkZJR19JUF9WU19JUFY2PXkKIyBDT05GSUdf SVBfVlNfREVCVUcgaXMgbm90IHNldApDT05GSUdfSVBfVlNfVEFCX0JJVFM9MTIKCiMKIyBJUFZT IHRyYW5zcG9ydCBwcm90b2NvbCBsb2FkIGJhbGFuY2luZyBzdXBwb3J0CiMKQ09ORklHX0lQX1ZT X1BST1RPX1RDUD15CkNPTkZJR19JUF9WU19QUk9UT19VRFA9eQpDT05GSUdfSVBfVlNfUFJPVE9f QUhfRVNQPXkKQ09ORklHX0lQX1ZTX1BST1RPX0VTUD15CkNPTkZJR19JUF9WU19QUk9UT19BSD15 CkNPTkZJR19JUF9WU19QUk9UT19TQ1RQPXkKCiMKIyBJUFZTIHNjaGVkdWxlcgojCkNPTkZJR19J UF9WU19SUj1tCkNPTkZJR19JUF9WU19XUlI9bQpDT05GSUdfSVBfVlNfTEM9bQpDT05GSUdfSVBf VlNfV0xDPW0KIyBDT05GSUdfSVBfVlNfRk8gaXMgbm90IHNldAojIENPTkZJR19JUF9WU19PVkYg aXMgbm90IHNldApDT05GSUdfSVBfVlNfTEJMQz1tCkNPTkZJR19JUF9WU19MQkxDUj1tCkNPTkZJ R19JUF9WU19ESD1tCkNPTkZJR19JUF9WU19TSD1tCiMgQ09ORklHX0lQX1ZTX01IIGlzIG5vdCBz ZXQKQ09ORklHX0lQX1ZTX1NFRD1tCkNPTkZJR19JUF9WU19OUT1tCgojCiMgSVBWUyBTSCBzY2hl ZHVsZXIKIwpDT05GSUdfSVBfVlNfU0hfVEFCX0JJVFM9OAoKIwojIElQVlMgTUggc2NoZWR1bGVy CiMKQ09ORklHX0lQX1ZTX01IX1RBQl9JTkRFWD0xMgoKIwojIElQVlMgYXBwbGljYXRpb24gaGVs cGVyCiMKQ09ORklHX0lQX1ZTX0ZUUD1tCkNPTkZJR19JUF9WU19ORkNUPXkKQ09ORklHX0lQX1ZT X1BFX1NJUD1tCgojCiMgSVA6IE5ldGZpbHRlciBDb25maWd1cmF0aW9uCiMKQ09ORklHX05GX0RF RlJBR19JUFY0PW0KIyBDT05GSUdfTkZfU09DS0VUX0lQVjQgaXMgbm90IHNldApDT05GSUdfTkZf VFBST1hZX0lQVjQ9bQojIENPTkZJR19ORl9UQUJMRVNfSVBWNCBpcyBub3Qgc2V0CiMgQ09ORklH X05GX1RBQkxFU19BUlAgaXMgbm90IHNldApDT05GSUdfTkZfRFVQX0lQVjQ9bQojIENPTkZJR19O Rl9MT0dfQVJQIGlzIG5vdCBzZXQKQ09ORklHX05GX0xPR19JUFY0PW0KQ09ORklHX05GX1JFSkVD VF9JUFY0PW0KQ09ORklHX05GX05BVF9JUFY0PW0KQ09ORklHX05GX05BVF9NQVNRVUVSQURFX0lQ VjQ9eQpDT05GSUdfTkZfTkFUX1NOTVBfQkFTSUM9bQpDT05GSUdfTkZfTkFUX1BQVFA9bQpDT05G SUdfTkZfTkFUX0gzMjM9bQpDT05GSUdfSVBfTkZfSVBUQUJMRVM9bQpDT05GSUdfSVBfTkZfTUFU Q0hfQUg9bQpDT05GSUdfSVBfTkZfTUFUQ0hfRUNOPW0KQ09ORklHX0lQX05GX01BVENIX1JQRklM VEVSPW0KQ09ORklHX0lQX05GX01BVENIX1RUTD1tCkNPTkZJR19JUF9ORl9GSUxURVI9bQpDT05G SUdfSVBfTkZfVEFSR0VUX1JFSkVDVD1tCkNPTkZJR19JUF9ORl9UQVJHRVRfU1lOUFJPWFk9bQpD T05GSUdfSVBfTkZfTkFUPW0KQ09ORklHX0lQX05GX1RBUkdFVF9NQVNRVUVSQURFPW0KQ09ORklH X0lQX05GX1RBUkdFVF9ORVRNQVA9bQpDT05GSUdfSVBfTkZfVEFSR0VUX1JFRElSRUNUPW0KQ09O RklHX0lQX05GX01BTkdMRT1tCkNPTkZJR19JUF9ORl9UQVJHRVRfQ0xVU1RFUklQPW0KQ09ORklH X0lQX05GX1RBUkdFVF9FQ049bQpDT05GSUdfSVBfTkZfVEFSR0VUX1RUTD1tCkNPTkZJR19JUF9O Rl9SQVc9bQpDT05GSUdfSVBfTkZfU0VDVVJJVFk9bQpDT05GSUdfSVBfTkZfQVJQVEFCTEVTPW0K Q09ORklHX0lQX05GX0FSUEZJTFRFUj1tCkNPTkZJR19JUF9ORl9BUlBfTUFOR0xFPW0KCiMKIyBJ UHY2OiBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgojCiMgQ09ORklHX05GX1NPQ0tFVF9JUFY2IGlz IG5vdCBzZXQKQ09ORklHX05GX1RQUk9YWV9JUFY2PW0KIyBDT05GSUdfTkZfVEFCTEVTX0lQVjYg aXMgbm90IHNldApDT05GSUdfTkZfRFVQX0lQVjY9bQpDT05GSUdfTkZfUkVKRUNUX0lQVjY9bQpD T05GSUdfTkZfTE9HX0lQVjY9bQpDT05GSUdfTkZfTkFUX0lQVjY9bQpDT05GSUdfSVA2X05GX0lQ VEFCTEVTPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9BSD1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfRVVJ NjQ9bQpDT05GSUdfSVA2X05GX01BVENIX0ZSQUc9bQpDT05GSUdfSVA2X05GX01BVENIX09QVFM9 bQpDT05GSUdfSVA2X05GX01BVENIX0hMPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9JUFY2SEVBREVS PW0KQ09ORklHX0lQNl9ORl9NQVRDSF9NSD1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfUlBGSUxURVI9 bQpDT05GSUdfSVA2X05GX01BVENIX1JUPW0KIyBDT05GSUdfSVA2X05GX01BVENIX1NSSCBpcyBu b3Qgc2V0CkNPTkZJR19JUDZfTkZfVEFSR0VUX0hMPW0KQ09ORklHX0lQNl9ORl9GSUxURVI9bQpD T05GSUdfSVA2X05GX1RBUkdFVF9SRUpFQ1Q9bQpDT05GSUdfSVA2X05GX1RBUkdFVF9TWU5QUk9Y WT1tCkNPTkZJR19JUDZfTkZfTUFOR0xFPW0KQ09ORklHX0lQNl9ORl9SQVc9bQpDT05GSUdfSVA2 X05GX1NFQ1VSSVRZPW0KIyBDT05GSUdfSVA2X05GX05BVCBpcyBub3Qgc2V0CkNPTkZJR19ORl9E RUZSQUdfSVBWNj1tCiMgQ09ORklHX05GX1RBQkxFU19CUklER0UgaXMgbm90IHNldApDT05GSUdf QlJJREdFX05GX0VCVEFCTEVTPW0KQ09ORklHX0JSSURHRV9FQlRfQlJPVVRFPW0KQ09ORklHX0JS SURHRV9FQlRfVF9GSUxURVI9bQpDT05GSUdfQlJJREdFX0VCVF9UX05BVD1tCkNPTkZJR19CUklE R0VfRUJUXzgwMl8zPW0KQ09ORklHX0JSSURHRV9FQlRfQU1PTkc9bQpDT05GSUdfQlJJREdFX0VC VF9BUlA9bQpDT05GSUdfQlJJREdFX0VCVF9JUD1tCkNPTkZJR19CUklER0VfRUJUX0lQNj1tCkNP TkZJR19CUklER0VfRUJUX0xJTUlUPW0KQ09ORklHX0JSSURHRV9FQlRfTUFSSz1tCkNPTkZJR19C UklER0VfRUJUX1BLVFRZUEU9bQpDT05GSUdfQlJJREdFX0VCVF9TVFA9bQpDT05GSUdfQlJJREdF X0VCVF9WTEFOPW0KQ09ORklHX0JSSURHRV9FQlRfQVJQUkVQTFk9bQpDT05GSUdfQlJJREdFX0VC VF9ETkFUPW0KQ09ORklHX0JSSURHRV9FQlRfTUFSS19UPW0KQ09ORklHX0JSSURHRV9FQlRfUkVE SVJFQ1Q9bQpDT05GSUdfQlJJREdFX0VCVF9TTkFUPW0KQ09ORklHX0JSSURHRV9FQlRfTE9HPW0K Q09ORklHX0JSSURHRV9FQlRfTkZMT0c9bQojIENPTkZJR19CUEZJTFRFUiBpcyBub3Qgc2V0CkNP TkZJR19JUF9EQ0NQPW0KQ09ORklHX0lORVRfRENDUF9ESUFHPW0KCiMKIyBEQ0NQIENDSURzIENv bmZpZ3VyYXRpb24KIwojIENPTkZJR19JUF9EQ0NQX0NDSUQyX0RFQlVHIGlzIG5vdCBzZXQKQ09O RklHX0lQX0RDQ1BfQ0NJRDM9eQojIENPTkZJR19JUF9EQ0NQX0NDSUQzX0RFQlVHIGlzIG5vdCBz ZXQKQ09ORklHX0lQX0RDQ1BfVEZSQ19MSUI9eQoKIwojIERDQ1AgS2VybmVsIEhhY2tpbmcKIwoj IENPTkZJR19JUF9EQ0NQX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX1NDVFA9bQojIENPTkZJ R19TQ1RQX0RCR19PQkpDTlQgaXMgbm90IHNldAojIENPTkZJR19TQ1RQX0RFRkFVTFRfQ09PS0lF X0hNQUNfTUQ1IGlzIG5vdCBzZXQKQ09ORklHX1NDVFBfREVGQVVMVF9DT09LSUVfSE1BQ19TSEEx PXkKIyBDT05GSUdfU0NUUF9ERUZBVUxUX0NPT0tJRV9ITUFDX05PTkUgaXMgbm90IHNldApDT05G SUdfU0NUUF9DT09LSUVfSE1BQ19NRDU9eQpDT05GSUdfU0NUUF9DT09LSUVfSE1BQ19TSEExPXkK Q09ORklHX0lORVRfU0NUUF9ESUFHPW0KIyBDT05GSUdfUkRTIGlzIG5vdCBzZXQKQ09ORklHX1RJ UEM9bQpDT05GSUdfVElQQ19NRURJQV9VRFA9eQpDT05GSUdfVElQQ19ESUFHPW0KQ09ORklHX0FU TT1tCkNPTkZJR19BVE1fQ0xJUD1tCiMgQ09ORklHX0FUTV9DTElQX05PX0lDTVAgaXMgbm90IHNl dApDT05GSUdfQVRNX0xBTkU9bQojIENPTkZJR19BVE1fTVBPQSBpcyBub3Qgc2V0CkNPTkZJR19B VE1fQlIyNjg0PW0KIyBDT05GSUdfQVRNX0JSMjY4NF9JUEZJTFRFUiBpcyBub3Qgc2V0CkNPTkZJ R19MMlRQPW0KQ09ORklHX0wyVFBfREVCVUdGUz1tCkNPTkZJR19MMlRQX1YzPXkKQ09ORklHX0wy VFBfSVA9bQpDT05GSUdfTDJUUF9FVEg9bQpDT05GSUdfU1RQPW0KQ09ORklHX0dBUlA9bQpDT05G SUdfTVJQPW0KQ09ORklHX0JSSURHRT1tCkNPTkZJR19CUklER0VfSUdNUF9TTk9PUElORz15CkNP TkZJR19CUklER0VfVkxBTl9GSUxURVJJTkc9eQpDT05GSUdfSEFWRV9ORVRfRFNBPXkKIyBDT05G SUdfTkVUX0RTQSBpcyBub3Qgc2V0CkNPTkZJR19WTEFOXzgwMjFRPW0KQ09ORklHX1ZMQU5fODAy MVFfR1ZSUD15CkNPTkZJR19WTEFOXzgwMjFRX01WUlA9eQojIENPTkZJR19ERUNORVQgaXMgbm90 IHNldApDT05GSUdfTExDPW0KIyBDT05GSUdfTExDMiBpcyBub3Qgc2V0CiMgQ09ORklHX0FUQUxL IGlzIG5vdCBzZXQKIyBDT05GSUdfWDI1IGlzIG5vdCBzZXQKIyBDT05GSUdfTEFQQiBpcyBub3Qg c2V0CiMgQ09ORklHX1BIT05FVCBpcyBub3Qgc2V0CiMgQ09ORklHXzZMT1dQQU4gaXMgbm90IHNl dApDT05GSUdfSUVFRTgwMjE1ND1tCiMgQ09ORklHX0lFRUU4MDIxNTRfTkw4MDIxNTRfRVhQRVJJ TUVOVEFMIGlzIG5vdCBzZXQKQ09ORklHX0lFRUU4MDIxNTRfU09DS0VUPW0KQ09ORklHX01BQzgw MjE1ND1tCkNPTkZJR19ORVRfU0NIRUQ9eQoKIwojIFF1ZXVlaW5nL1NjaGVkdWxpbmcKIwpDT05G SUdfTkVUX1NDSF9DQlE9bQpDT05GSUdfTkVUX1NDSF9IVEI9bQpDT05GSUdfTkVUX1NDSF9IRlND PW0KQ09ORklHX05FVF9TQ0hfQVRNPW0KQ09ORklHX05FVF9TQ0hfUFJJTz1tCkNPTkZJR19ORVRf U0NIX01VTFRJUT1tCkNPTkZJR19ORVRfU0NIX1JFRD1tCkNPTkZJR19ORVRfU0NIX1NGQj1tCkNP TkZJR19ORVRfU0NIX1NGUT1tCkNPTkZJR19ORVRfU0NIX1RFUUw9bQpDT05GSUdfTkVUX1NDSF9U QkY9bQojIENPTkZJR19ORVRfU0NIX0NCUyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQ0hfRVRG IGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1NDSF9UQVBSSU8gaXMgbm90IHNldApDT05GSUdfTkVU X1NDSF9HUkVEPW0KQ09ORklHX05FVF9TQ0hfRFNNQVJLPW0KQ09ORklHX05FVF9TQ0hfTkVURU09 bQpDT05GSUdfTkVUX1NDSF9EUlI9bQpDT05GSUdfTkVUX1NDSF9NUVBSSU89bQojIENPTkZJR19O RVRfU0NIX1NLQlBSSU8gaXMgbm90IHNldApDT05GSUdfTkVUX1NDSF9DSE9LRT1tCkNPTkZJR19O RVRfU0NIX1FGUT1tCkNPTkZJR19ORVRfU0NIX0NPREVMPW0KQ09ORklHX05FVF9TQ0hfRlFfQ09E RUw9bQojIENPTkZJR19ORVRfU0NIX0NBS0UgaXMgbm90IHNldAojIENPTkZJR19ORVRfU0NIX0ZR IGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1NDSF9ISEYgaXMgbm90IHNldAojIENPTkZJR19ORVRf U0NIX1BJRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX0lOR1JFU1M9bQpDT05GSUdfTkVUX1ND SF9QTFVHPW0KIyBDT05GSUdfTkVUX1NDSF9ERUZBVUxUIGlzIG5vdCBzZXQKCiMKIyBDbGFzc2lm aWNhdGlvbgojCkNPTkZJR19ORVRfQ0xTPXkKQ09ORklHX05FVF9DTFNfQkFTSUM9bQpDT05GSUdf TkVUX0NMU19UQ0lOREVYPW0KQ09ORklHX05FVF9DTFNfUk9VVEU0PW0KQ09ORklHX05FVF9DTFNf Rlc9bQpDT05GSUdfTkVUX0NMU19VMzI9bQpDT05GSUdfQ0xTX1UzMl9QRVJGPXkKQ09ORklHX0NM U19VMzJfTUFSSz15CkNPTkZJR19ORVRfQ0xTX1JTVlA9bQpDT05GSUdfTkVUX0NMU19SU1ZQNj1t CkNPTkZJR19ORVRfQ0xTX0ZMT1c9bQpDT05GSUdfTkVUX0NMU19DR1JPVVA9eQpDT05GSUdfTkVU X0NMU19CUEY9bQojIENPTkZJR19ORVRfQ0xTX0ZMT1dFUiBpcyBub3Qgc2V0CiMgQ09ORklHX05F VF9DTFNfTUFUQ0hBTEwgaXMgbm90IHNldApDT05GSUdfTkVUX0VNQVRDSD15CkNPTkZJR19ORVRf RU1BVENIX1NUQUNLPTMyCkNPTkZJR19ORVRfRU1BVENIX0NNUD1tCkNPTkZJR19ORVRfRU1BVENI X05CWVRFPW0KQ09ORklHX05FVF9FTUFUQ0hfVTMyPW0KQ09ORklHX05FVF9FTUFUQ0hfTUVUQT1t CkNPTkZJR19ORVRfRU1BVENIX1RFWFQ9bQojIENPTkZJR19ORVRfRU1BVENIX0NBTklEIGlzIG5v dCBzZXQKQ09ORklHX05FVF9FTUFUQ0hfSVBTRVQ9bQojIENPTkZJR19ORVRfRU1BVENIX0lQVCBp cyBub3Qgc2V0CkNPTkZJR19ORVRfQ0xTX0FDVD15CkNPTkZJR19ORVRfQUNUX1BPTElDRT1tCkNP TkZJR19ORVRfQUNUX0dBQ1Q9bQpDT05GSUdfR0FDVF9QUk9CPXkKQ09ORklHX05FVF9BQ1RfTUlS UkVEPW0KIyBDT05GSUdfTkVUX0FDVF9TQU1QTEUgaXMgbm90IHNldApDT05GSUdfTkVUX0FDVF9J UFQ9bQpDT05GSUdfTkVUX0FDVF9OQVQ9bQpDT05GSUdfTkVUX0FDVF9QRURJVD1tCkNPTkZJR19O RVRfQUNUX1NJTVA9bQpDT05GSUdfTkVUX0FDVF9TS0JFRElUPW0KQ09ORklHX05FVF9BQ1RfQ1NV TT1tCiMgQ09ORklHX05FVF9BQ1RfVkxBTiBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9BQ1RfQlBG IGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX0FDVF9DT05OTUFSSyBpcyBub3Qgc2V0CiMgQ09ORklH X05FVF9BQ1RfU0tCTU9EIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX0FDVF9JRkUgaXMgbm90IHNl dAojIENPTkZJR19ORVRfQUNUX1RVTk5FTF9LRVkgaXMgbm90IHNldApDT05GSUdfTkVUX0NMU19J TkQ9eQpDT05GSUdfTkVUX1NDSF9GSUZPPXkKQ09ORklHX0RDQj15CkNPTkZJR19ETlNfUkVTT0xW RVI9bQojIENPTkZJR19CQVRNQU5fQURWIGlzIG5vdCBzZXQKQ09ORklHX09QRU5WU1dJVENIPW0K Q09ORklHX09QRU5WU1dJVENIX0dSRT1tCkNPTkZJR19PUEVOVlNXSVRDSF9WWExBTj1tCkNPTkZJ R19WU09DS0VUUz1tCkNPTkZJR19WU09DS0VUU19ESUFHPW0KQ09ORklHX1ZNV0FSRV9WTUNJX1ZT T0NLRVRTPW0KIyBDT05GSUdfVklSVElPX1ZTT0NLRVRTIGlzIG5vdCBzZXQKIyBDT05GSUdfSFlQ RVJWX1ZTT0NLRVRTIGlzIG5vdCBzZXQKQ09ORklHX05FVExJTktfRElBRz1tCkNPTkZJR19NUExT PXkKQ09ORklHX05FVF9NUExTX0dTTz1tCiMgQ09ORklHX01QTFNfUk9VVElORyBpcyBub3Qgc2V0 CkNPTkZJR19ORVRfTlNIPW0KIyBDT05GSUdfSFNSIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1NX SVRDSERFViBpcyBub3Qgc2V0CkNPTkZJR19ORVRfTDNfTUFTVEVSX0RFVj15CiMgQ09ORklHX05F VF9OQ1NJIGlzIG5vdCBzZXQKQ09ORklHX1JQUz15CkNPTkZJR19SRlNfQUNDRUw9eQpDT05GSUdf WFBTPXkKIyBDT05GSUdfQ0dST1VQX05FVF9QUklPIGlzIG5vdCBzZXQKQ09ORklHX0NHUk9VUF9O RVRfQ0xBU1NJRD15CkNPTkZJR19ORVRfUlhfQlVTWV9QT0xMPXkKQ09ORklHX0JRTD15CkNPTkZJ R19CUEZfSklUPXkKQ09ORklHX0JQRl9TVFJFQU1fUEFSU0VSPXkKQ09ORklHX05FVF9GTE9XX0xJ TUlUPXkKCiMKIyBOZXR3b3JrIHRlc3RpbmcKIwpDT05GSUdfTkVUX1BLVEdFTj1tCkNPTkZJR19O RVRfRFJPUF9NT05JVE9SPXkKIyBDT05GSUdfSEFNUkFESU8gaXMgbm90IHNldApDT05GSUdfQ0FO PW0KQ09ORklHX0NBTl9SQVc9bQpDT05GSUdfQ0FOX0JDTT1tCkNPTkZJR19DQU5fR1c9bQoKIwoj IENBTiBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19DQU5fVkNBTj1tCiMgQ09ORklHX0NBTl9WWENB TiBpcyBub3Qgc2V0CiMgQ09ORklHX0NBTl9TTENBTiBpcyBub3Qgc2V0CkNPTkZJR19DQU5fREVW PW0KQ09ORklHX0NBTl9DQUxDX0JJVFRJTUlORz15CiMgQ09ORklHX0NBTl9DX0NBTiBpcyBub3Qg c2V0CiMgQ09ORklHX0NBTl9DQzc3MCBpcyBub3Qgc2V0CiMgQ09ORklHX0NBTl9JRklfQ0FORkQg aXMgbm90IHNldAojIENPTkZJR19DQU5fTV9DQU4gaXMgbm90IHNldAojIENPTkZJR19DQU5fUEVB S19QQ0lFRkQgaXMgbm90IHNldAojIENPTkZJR19DQU5fU0pBMTAwMCBpcyBub3Qgc2V0CiMgQ09O RklHX0NBTl9TT0ZUSU5HIGlzIG5vdCBzZXQKCiMKIyBDQU4gU1BJIGludGVyZmFjZXMKIwojIENP TkZJR19DQU5fSEkzMTFYIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX01DUDI1MVggaXMgbm90IHNl dAoKIwojIENBTiBVU0IgaW50ZXJmYWNlcwojCiMgQ09ORklHX0NBTl84REVWX1VTQiBpcyBub3Qg c2V0CiMgQ09ORklHX0NBTl9FTVNfVVNCIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX0VTRF9VU0Iy IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX0dTX1VTQiBpcyBub3Qgc2V0CiMgQ09ORklHX0NBTl9L VkFTRVJfVVNCIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX01DQkFfVVNCIGlzIG5vdCBzZXQKIyBD T05GSUdfQ0FOX1BFQUtfVVNCIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX1VDQU4gaXMgbm90IHNl dAojIENPTkZJR19DQU5fREVCVUdfREVWSUNFUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JUIGlzIG5v dCBzZXQKIyBDT05GSUdfQUZfUlhSUEMgaXMgbm90IHNldAojIENPTkZJR19BRl9LQ00gaXMgbm90 IHNldApDT05GSUdfU1RSRUFNX1BBUlNFUj15CkNPTkZJR19GSUJfUlVMRVM9eQpDT05GSUdfV0lS RUxFU1M9eQpDT05GSUdfV0lSRUxFU1NfRVhUPXkKQ09ORklHX1dFWFRfQ09SRT15CkNPTkZJR19X RVhUX1BST0M9eQpDT05GSUdfV0VYVF9QUklWPXkKQ09ORklHX0NGRzgwMjExPW0KIyBDT05GSUdf Tkw4MDIxMV9URVNUTU9ERSBpcyBub3Qgc2V0CiMgQ09ORklHX0NGRzgwMjExX0RFVkVMT1BFUl9X QVJOSU5HUyBpcyBub3Qgc2V0CiMgQ09ORklHX0NGRzgwMjExX0NFUlRJRklDQVRJT05fT05VUyBp cyBub3Qgc2V0CkNPTkZJR19DRkc4MDIxMV9SRVFVSVJFX1NJR05FRF9SRUdEQj15CkNPTkZJR19D Rkc4MDIxMV9VU0VfS0VSTkVMX1JFR0RCX0tFWVM9eQpDT05GSUdfQ0ZHODAyMTFfREVGQVVMVF9Q Uz15CiMgQ09ORklHX0NGRzgwMjExX0RFQlVHRlMgaXMgbm90IHNldApDT05GSUdfQ0ZHODAyMTFf Q1JEQV9TVVBQT1JUPXkKQ09ORklHX0NGRzgwMjExX1dFWFQ9eQpDT05GSUdfTElCODAyMTE9bQoj IENPTkZJR19MSUI4MDIxMV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19NQUM4MDIxMT1tCkNPTkZJ R19NQUM4MDIxMV9IQVNfUkM9eQpDT05GSUdfTUFDODAyMTFfUkNfTUlOU1RSRUw9eQpDT05GSUdf TUFDODAyMTFfUkNfREVGQVVMVF9NSU5TVFJFTD15CkNPTkZJR19NQUM4MDIxMV9SQ19ERUZBVUxU PSJtaW5zdHJlbF9odCIKQ09ORklHX01BQzgwMjExX01FU0g9eQpDT05GSUdfTUFDODAyMTFfTEVE Uz15CkNPTkZJR19NQUM4MDIxMV9ERUJVR0ZTPXkKIyBDT05GSUdfTUFDODAyMTFfTUVTU0FHRV9U UkFDSU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFDODAyMTFfREVCVUdfTUVOVSBpcyBub3Qgc2V0 CkNPTkZJR19NQUM4MDIxMV9TVEFfSEFTSF9NQVhfU0laRT0wCiMgQ09ORklHX1dJTUFYIGlzIG5v dCBzZXQKQ09ORklHX1JGS0lMTD1tCkNPTkZJR19SRktJTExfTEVEUz15CkNPTkZJR19SRktJTExf SU5QVVQ9eQojIENPTkZJR19SRktJTExfR1BJTyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfOVA9eQpD T05GSUdfTkVUXzlQX1ZJUlRJTz15CiMgQ09ORklHX05FVF85UF9YRU4gaXMgbm90IHNldAojIENP TkZJR19ORVRfOVBfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19DQUlGIGlzIG5vdCBzZXQKIyBD T05GSUdfQ0VQSF9MSUIgaXMgbm90IHNldAojIENPTkZJR19ORkMgaXMgbm90IHNldAojIENPTkZJ R19QU0FNUExFIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX0lGRSBpcyBub3Qgc2V0CkNPTkZJR19M V1RVTk5FTD15CkNPTkZJR19MV1RVTk5FTF9CUEY9eQpDT05GSUdfRFNUX0NBQ0hFPXkKQ09ORklH X0dST19DRUxMUz15CkNPTkZJR19ORVRfU09DS19NU0c9eQojIENPTkZJR19ORVRfREVWTElOSyBp cyBub3Qgc2V0CkNPTkZJR19NQVlfVVNFX0RFVkxJTks9eQpDT05GSUdfRkFJTE9WRVI9eQpDT05G SUdfSEFWRV9FQlBGX0pJVD15CgojCiMgRGV2aWNlIERyaXZlcnMKIwpDT05GSUdfSEFWRV9FSVNB PXkKIyBDT05GSUdfRUlTQSBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX1BDST15CkNPTkZJR19QQ0k9 eQpDT05GSUdfUENJX0RPTUFJTlM9eQpDT05GSUdfUENJRVBPUlRCVVM9eQpDT05GSUdfSE9UUExV R19QQ0lfUENJRT15CkNPTkZJR19QQ0lFQUVSPXkKQ09ORklHX1BDSUVBRVJfSU5KRUNUPW0KQ09O RklHX1BDSUVfRUNSQz15CkNPTkZJR19QQ0lFQVNQTT15CiMgQ09ORklHX1BDSUVBU1BNX0RFQlVH IGlzIG5vdCBzZXQKQ09ORklHX1BDSUVBU1BNX0RFRkFVTFQ9eQojIENPTkZJR19QQ0lFQVNQTV9Q T1dFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19QQ0lFQVNQTV9QT1dFUl9TVVBFUlNBVkUgaXMg bm90IHNldAojIENPTkZJR19QQ0lFQVNQTV9QRVJGT1JNQU5DRSBpcyBub3Qgc2V0CkNPTkZJR19Q Q0lFX1BNRT15CiMgQ09ORklHX1BDSUVfRFBDIGlzIG5vdCBzZXQKIyBDT05GSUdfUENJRV9QVE0g aXMgbm90IHNldApDT05GSUdfUENJX01TST15CkNPTkZJR19QQ0lfTVNJX0lSUV9ET01BSU49eQpD T05GSUdfUENJX1FVSVJLUz15CiMgQ09ORklHX1BDSV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklH X1BDSV9SRUFMTE9DX0VOQUJMRV9BVVRPIGlzIG5vdCBzZXQKQ09ORklHX1BDSV9TVFVCPXkKIyBD T05GSUdfUENJX1BGX1NUVUIgaXMgbm90IHNldAojIENPTkZJR19YRU5fUENJREVWX0ZST05URU5E IGlzIG5vdCBzZXQKQ09ORklHX1BDSV9BVFM9eQpDT05GSUdfUENJX0xPQ0tMRVNTX0NPTkZJRz15 CkNPTkZJR19QQ0lfSU9WPXkKQ09ORklHX1BDSV9QUkk9eQpDT05GSUdfUENJX1BBU0lEPXkKIyBD T05GSUdfUENJX1AyUERNQSBpcyBub3Qgc2V0CkNPTkZJR19QQ0lfTEFCRUw9eQojIENPTkZJR19Q Q0lfSFlQRVJWIGlzIG5vdCBzZXQKQ09ORklHX0hPVFBMVUdfUENJPXkKQ09ORklHX0hPVFBMVUdf UENJX0FDUEk9eQpDT05GSUdfSE9UUExVR19QQ0lfQUNQSV9JQk09bQojIENPTkZJR19IT1RQTFVH X1BDSV9DUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfSE9UUExVR19QQ0lfU0hQQyBpcyBub3Qgc2V0 CgojCiMgUENJIGNvbnRyb2xsZXIgZHJpdmVycwojCgojCiMgQ2FkZW5jZSBQQ0llIGNvbnRyb2xs ZXJzIHN1cHBvcnQKIwojIENPTkZJR19WTUQgaXMgbm90IHNldAoKIwojIERlc2lnbldhcmUgUENJ IENvcmUgU3VwcG9ydAojCiMgQ09ORklHX1BDSUVfRFdfUExBVF9IT1NUIGlzIG5vdCBzZXQKIyBD T05GSUdfUENJX01FU09OIGlzIG5vdCBzZXQKCiMKIyBQQ0kgRW5kcG9pbnQKIwojIENPTkZJR19Q Q0lfRU5EUE9JTlQgaXMgbm90IHNldAoKIwojIFBDSSBzd2l0Y2ggY29udHJvbGxlciBkcml2ZXJz CiMKIyBDT05GSUdfUENJX1NXX1NXSVRDSFRFQyBpcyBub3Qgc2V0CkNPTkZJR19QQ0NBUkQ9eQoj IENPTkZJR19QQ01DSUEgaXMgbm90IHNldApDT05GSUdfQ0FSREJVUz15CgojCiMgUEMtY2FyZCBi cmlkZ2VzCiMKQ09ORklHX1lFTlRBPW0KQ09ORklHX1lFTlRBX08yPXkKQ09ORklHX1lFTlRBX1JJ Q09IPXkKQ09ORklHX1lFTlRBX1RJPXkKQ09ORklHX1lFTlRBX0VORV9UVU5FPXkKQ09ORklHX1lF TlRBX1RPU0hJQkE9eQojIENPTkZJR19SQVBJRElPIGlzIG5vdCBzZXQKCiMKIyBHZW5lcmljIERy aXZlciBPcHRpb25zCiMKQ09ORklHX1VFVkVOVF9IRUxQRVI9eQpDT05GSUdfVUVWRU5UX0hFTFBF Ul9QQVRIPSIiCkNPTkZJR19ERVZUTVBGUz15CkNPTkZJR19ERVZUTVBGU19NT1VOVD15CkNPTkZJ R19TVEFOREFMT05FPXkKQ09ORklHX1BSRVZFTlRfRklSTVdBUkVfQlVJTEQ9eQoKIwojIEZpcm13 YXJlIGxvYWRlcgojCkNPTkZJR19GV19MT0FERVI9eQpDT05GSUdfRVhUUkFfRklSTVdBUkU9IiIK Q09ORklHX0ZXX0xPQURFUl9VU0VSX0hFTFBFUj15CkNPTkZJR19GV19MT0FERVJfVVNFUl9IRUxQ RVJfRkFMTEJBQ0s9eQpDT05GSUdfQUxMT1dfREVWX0NPUkVEVU1QPXkKIyBDT05GSUdfREVCVUdf RFJJVkVSIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfREVWUkVTIGlzIG5vdCBzZXQKIyBDT05G SUdfREVCVUdfVEVTVF9EUklWRVJfUkVNT1ZFIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9BU1lO Q19EUklWRVJfUFJPQkUgaXMgbm90IHNldApDT05GSUdfU1lTX0hZUEVSVklTT1I9eQpDT05GSUdf R0VORVJJQ19DUFVfQVVUT1BST0JFPXkKQ09ORklHX0dFTkVSSUNfQ1BVX1ZVTE5FUkFCSUxJVElF Uz15CkNPTkZJR19SRUdNQVA9eQpDT05GSUdfUkVHTUFQX0kyQz15CkNPTkZJR19SRUdNQVBfU1BJ PXkKQ09ORklHX0RNQV9TSEFSRURfQlVGRkVSPXkKIyBDT05GSUdfRE1BX0ZFTkNFX1RSQUNFIGlz IG5vdCBzZXQKQ09ORklHX0RNQV9DTUE9eQoKIwojIERlZmF1bHQgY29udGlndW91cyBtZW1vcnkg YXJlYSBzaXplOgojCkNPTkZJR19DTUFfU0laRV9NQllURVM9MjAwCkNPTkZJR19DTUFfU0laRV9T RUxfTUJZVEVTPXkKIyBDT05GSUdfQ01BX1NJWkVfU0VMX1BFUkNFTlRBR0UgaXMgbm90IHNldAoj IENPTkZJR19DTUFfU0laRV9TRUxfTUlOIGlzIG5vdCBzZXQKIyBDT05GSUdfQ01BX1NJWkVfU0VM X01BWCBpcyBub3Qgc2V0CkNPTkZJR19DTUFfQUxJR05NRU5UPTgKCiMKIyBCdXMgZGV2aWNlcwoj CkNPTkZJR19DT05ORUNUT1I9eQpDT05GSUdfUFJPQ19FVkVOVFM9eQojIENPTkZJR19HTlNTIGlz IG5vdCBzZXQKQ09ORklHX01URD1tCiMgQ09ORklHX01URF9URVNUUyBpcyBub3Qgc2V0CiMgQ09O RklHX01URF9DTURMSU5FX1BBUlRTIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0FSN19QQVJUUyBp cyBub3Qgc2V0CgojCiMgUGFydGl0aW9uIHBhcnNlcnMKIwojIENPTkZJR19NVERfUkVEQk9PVF9Q QVJUUyBpcyBub3Qgc2V0CgojCiMgVXNlciBNb2R1bGVzIEFuZCBUcmFuc2xhdGlvbiBMYXllcnMK IwpDT05GSUdfTVREX0JMS0RFVlM9bQpDT05GSUdfTVREX0JMT0NLPW0KIyBDT05GSUdfTVREX0JM T0NLX1JPIGlzIG5vdCBzZXQKIyBDT05GSUdfRlRMIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZUTCBp cyBub3Qgc2V0CiMgQ09ORklHX0lORlRMIGlzIG5vdCBzZXQKIyBDT05GSUdfUkZEX0ZUTCBpcyBu b3Qgc2V0CiMgQ09ORklHX1NTRkRDIGlzIG5vdCBzZXQKIyBDT05GSUdfU01fRlRMIGlzIG5vdCBz ZXQKIyBDT05GSUdfTVREX09PUFMgaXMgbm90IHNldAojIENPTkZJR19NVERfU1dBUCBpcyBub3Qg c2V0CiMgQ09ORklHX01URF9QQVJUSVRJT05FRF9NQVNURVIgaXMgbm90IHNldAoKIwojIFJBTS9S T00vRmxhc2ggY2hpcCBkcml2ZXJzCiMKIyBDT05GSUdfTVREX0NGSSBpcyBub3Qgc2V0CiMgQ09O RklHX01URF9KRURFQ1BST0JFIGlzIG5vdCBzZXQKQ09ORklHX01URF9NQVBfQkFOS19XSURUSF8x PXkKQ09ORklHX01URF9NQVBfQkFOS19XSURUSF8yPXkKQ09ORklHX01URF9NQVBfQkFOS19XSURU SF80PXkKQ09ORklHX01URF9DRklfSTE9eQpDT05GSUdfTVREX0NGSV9JMj15CiMgQ09ORklHX01U RF9SQU0gaXMgbm90IHNldAojIENPTkZJR19NVERfUk9NIGlzIG5vdCBzZXQKIyBDT05GSUdfTVRE X0FCU0VOVCBpcyBub3Qgc2V0CgojCiMgTWFwcGluZyBkcml2ZXJzIGZvciBjaGlwIGFjY2Vzcwoj CiMgQ09ORklHX01URF9DT01QTEVYX01BUFBJTkdTIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0lO VEVMX1ZSX05PUiBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9QTEFUUkFNIGlzIG5vdCBzZXQKCiMK IyBTZWxmLWNvbnRhaW5lZCBNVEQgZGV2aWNlIGRyaXZlcnMKIwojIENPTkZJR19NVERfUE1DNTUx IGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0RBVEFGTEFTSCBpcyBub3Qgc2V0CiMgQ09ORklHX01U RF9NQ0hQMjNLMjU2IGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1NTVDI1TCBpcyBub3Qgc2V0CiMg Q09ORklHX01URF9TTFJBTSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9QSFJBTSBpcyBub3Qgc2V0 CiMgQ09ORklHX01URF9NVERSQU0gaXMgbm90IHNldAojIENPTkZJR19NVERfQkxPQ0syTVREIGlz IG5vdCBzZXQKCiMKIyBEaXNrLU9uLUNoaXAgRGV2aWNlIERyaXZlcnMKIwojIENPTkZJR19NVERf RE9DRzMgaXMgbm90IHNldAojIENPTkZJR19NVERfT05FTkFORCBpcyBub3Qgc2V0CiMgQ09ORklH X01URF9OQU5EIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1NQSV9OQU5EIGlzIG5vdCBzZXQKCiMK IyBMUEREUiAmIExQRERSMiBQQ00gbWVtb3J5IGRyaXZlcnMKIwojIENPTkZJR19NVERfTFBERFIg aXMgbm90IHNldAojIENPTkZJR19NVERfU1BJX05PUiBpcyBub3Qgc2V0CkNPTkZJR19NVERfVUJJ PW0KQ09ORklHX01URF9VQklfV0xfVEhSRVNIT0xEPTQwOTYKQ09ORklHX01URF9VQklfQkVCX0xJ TUlUPTIwCiMgQ09ORklHX01URF9VQklfRkFTVE1BUCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9V QklfR0xVRUJJIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1VCSV9CTE9DSyBpcyBub3Qgc2V0CiMg Q09ORklHX09GIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfTUlHSFRfSEFWRV9QQ19QQVJQT1JUPXkK Q09ORklHX1BBUlBPUlQ9bQpDT05GSUdfUEFSUE9SVF9QQz1tCkNPTkZJR19QQVJQT1JUX1NFUklB TD1tCiMgQ09ORklHX1BBUlBPUlRfUENfRklGTyBpcyBub3Qgc2V0CiMgQ09ORklHX1BBUlBPUlRf UENfU1VQRVJJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1BBUlBPUlRfQVg4ODc5NiBpcyBub3Qgc2V0 CkNPTkZJR19QQVJQT1JUXzEyODQ9eQpDT05GSUdfUEFSUE9SVF9OT1RfUEM9eQpDT05GSUdfUE5Q PXkKIyBDT05GSUdfUE5QX0RFQlVHX01FU1NBR0VTIGlzIG5vdCBzZXQKCiMKIyBQcm90b2NvbHMK IwpDT05GSUdfUE5QQUNQST15CkNPTkZJR19CTEtfREVWPXkKQ09ORklHX0JMS19ERVZfTlVMTF9C TEs9bQpDT05GSUdfQkxLX0RFVl9OVUxMX0JMS19GQVVMVF9JTkpFQ1RJT049eQpDT05GSUdfQkxL X0RFVl9GRD1tCkNPTkZJR19DRFJPTT1tCiMgQ09ORklHX1BBUklERSBpcyBub3Qgc2V0CkNPTkZJ R19CTEtfREVWX1BDSUVTU0RfTVRJUDMyWFg9bQojIENPTkZJR19aUkFNIGlzIG5vdCBzZXQKIyBD T05GSUdfQkxLX0RFVl9VTUVNIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfTE9PUD1tCkNPTkZJ R19CTEtfREVWX0xPT1BfTUlOX0NPVU5UPTAKIyBDT05GSUdfQkxLX0RFVl9DUllQVE9MT09QIGlz IG5vdCBzZXQKIyBDT05GSUdfQkxLX0RFVl9EUkJEIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZf TkJEPW0KIyBDT05GSUdfQkxLX0RFVl9TS0QgaXMgbm90IHNldApDT05GSUdfQkxLX0RFVl9TWDg9 bQpDT05GSUdfQkxLX0RFVl9SQU09bQpDT05GSUdfQkxLX0RFVl9SQU1fQ09VTlQ9MTYKQ09ORklH X0JMS19ERVZfUkFNX1NJWkU9MTYzODQKQ09ORklHX0NEUk9NX1BLVENEVkQ9bQpDT05GSUdfQ0RS T01fUEtUQ0RWRF9CVUZGRVJTPTgKIyBDT05GSUdfQ0RST01fUEtUQ0RWRF9XQ0FDSEUgaXMgbm90 IHNldApDT05GSUdfQVRBX09WRVJfRVRIPW0KQ09ORklHX1hFTl9CTEtERVZfRlJPTlRFTkQ9bQoj IENPTkZJR19YRU5fQkxLREVWX0JBQ0tFTkQgaXMgbm90IHNldApDT05GSUdfVklSVElPX0JMSz15 CiMgQ09ORklHX1ZJUlRJT19CTEtfU0NTSSBpcyBub3Qgc2V0CiMgQ09ORklHX0JMS19ERVZfUkJE IGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfUlNYWD1tCgojCiMgTlZNRSBTdXBwb3J0CiMKQ09O RklHX05WTUVfQ09SRT1tCkNPTkZJR19CTEtfREVWX05WTUU9bQpDT05GSUdfTlZNRV9NVUxUSVBB VEg9eQpDT05GSUdfTlZNRV9GQUJSSUNTPW0KIyBDT05GSUdfTlZNRV9GQyBpcyBub3Qgc2V0CiMg Q09ORklHX05WTUVfVENQIGlzIG5vdCBzZXQKQ09ORklHX05WTUVfVEFSR0VUPW0KQ09ORklHX05W TUVfVEFSR0VUX0xPT1A9bQojIENPTkZJR19OVk1FX1RBUkdFVF9GQyBpcyBub3Qgc2V0CiMgQ09O RklHX05WTUVfVEFSR0VUX1RDUCBpcyBub3Qgc2V0CgojCiMgTWlzYyBkZXZpY2VzCiMKQ09ORklH X1NFTlNPUlNfTElTM0xWMDJEPW0KIyBDT05GSUdfQUQ1MjVYX0RQT1QgaXMgbm90IHNldAojIENP TkZJR19EVU1NWV9JUlEgaXMgbm90IHNldAojIENPTkZJR19JQk1fQVNNIGlzIG5vdCBzZXQKIyBD T05GSUdfUEhBTlRPTSBpcyBub3Qgc2V0CkNPTkZJR19TR0lfSU9DND1tCkNPTkZJR19USUZNX0NP UkU9bQpDT05GSUdfVElGTV83WFgxPW0KIyBDT05GSUdfSUNTOTMyUzQwMSBpcyBub3Qgc2V0CkNP TkZJR19FTkNMT1NVUkVfU0VSVklDRVM9bQpDT05GSUdfU0dJX1hQPW0KQ09ORklHX0hQX0lMTz1t CkNPTkZJR19TR0lfR1JVPW0KIyBDT05GSUdfU0dJX0dSVV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJ R19BUERTOTgwMkFMUz1tCkNPTkZJR19JU0wyOTAwMz1tCkNPTkZJR19JU0wyOTAyMD1tCkNPTkZJ R19TRU5TT1JTX1RTTDI1NTA9bQpDT05GSUdfU0VOU09SU19CSDE3NzA9bQpDT05GSUdfU0VOU09S U19BUERTOTkwWD1tCiMgQ09ORklHX0hNQzYzNTIgaXMgbm90IHNldAojIENPTkZJR19EUzE2ODIg aXMgbm90IHNldApDT05GSUdfVk1XQVJFX0JBTExPT049bQojIENPTkZJR19VU0JfU1dJVENIX0ZT QTk0ODAgaXMgbm90IHNldAojIENPTkZJR19MQVRUSUNFX0VDUDNfQ09ORklHIGlzIG5vdCBzZXQK IyBDT05GSUdfU1JBTSBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSV9FTkRQT0lOVF9URVNUIGlzIG5v dCBzZXQKQ09ORklHX1BWUEFOSUM9eQojIENPTkZJR19DMlBPUlQgaXMgbm90IHNldAoKIwojIEVF UFJPTSBzdXBwb3J0CiMKQ09ORklHX0VFUFJPTV9BVDI0PW0KIyBDT05GSUdfRUVQUk9NX0FUMjUg aXMgbm90IHNldApDT05GSUdfRUVQUk9NX0xFR0FDWT1tCkNPTkZJR19FRVBST01fTUFYNjg3NT1t CkNPTkZJR19FRVBST01fOTNDWDY9bQojIENPTkZJR19FRVBST01fOTNYWDQ2IGlzIG5vdCBzZXQK IyBDT05GSUdfRUVQUk9NX0lEVF84OUhQRVNYIGlzIG5vdCBzZXQKIyBDT05GSUdfRUVQUk9NX0VF MTAwNCBpcyBub3Qgc2V0CkNPTkZJR19DQjcxMF9DT1JFPW0KIyBDT05GSUdfQ0I3MTBfREVCVUcg aXMgbm90IHNldApDT05GSUdfQ0I3MTBfREVCVUdfQVNTVU1QVElPTlM9eQoKIwojIFRleGFzIElu c3RydW1lbnRzIHNoYXJlZCB0cmFuc3BvcnQgbGluZSBkaXNjaXBsaW5lCiMKIyBDT05GSUdfVElf U1QgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19MSVMzX0kyQz1tCkNPTkZJR19BTFRFUkFfU1RB UEw9bQpDT05GSUdfSU5URUxfTUVJPXkKQ09ORklHX0lOVEVMX01FSV9NRT15CiMgQ09ORklHX0lO VEVMX01FSV9UWEUgaXMgbm90IHNldApDT05GSUdfVk1XQVJFX1ZNQ0k9bQoKIwojIEludGVsIE1J QyAmIHJlbGF0ZWQgc3VwcG9ydAojCgojCiMgSW50ZWwgTUlDIEJ1cyBEcml2ZXIKIwojIENPTkZJ R19JTlRFTF9NSUNfQlVTIGlzIG5vdCBzZXQKCiMKIyBTQ0lGIEJ1cyBEcml2ZXIKIwojIENPTkZJ R19TQ0lGX0JVUyBpcyBub3Qgc2V0CgojCiMgVk9QIEJ1cyBEcml2ZXIKIwojIENPTkZJR19WT1Bf QlVTIGlzIG5vdCBzZXQKCiMKIyBJbnRlbCBNSUMgSG9zdCBEcml2ZXIKIwoKIwojIEludGVsIE1J QyBDYXJkIERyaXZlcgojCgojCiMgU0NJRiBEcml2ZXIKIwoKIwojIEludGVsIE1JQyBDb3Byb2Nl c3NvciBTdGF0ZSBNYW5hZ2VtZW50IChDT1NNKSBEcml2ZXJzCiMKCiMKIyBWT1AgRHJpdmVyCiMK IyBDT05GSUdfR0VOV1FFIGlzIG5vdCBzZXQKIyBDT05GSUdfRUNITyBpcyBub3Qgc2V0CiMgQ09O RklHX01JU0NfQUxDT1JfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlTQ19SVFNYX1BDSSBpcyBu b3Qgc2V0CiMgQ09ORklHX01JU0NfUlRTWF9VU0IgaXMgbm90IHNldApDT05GSUdfSEFWRV9JREU9 eQojIENPTkZJR19JREUgaXMgbm90IHNldAoKIwojIFNDU0kgZGV2aWNlIHN1cHBvcnQKIwpDT05G SUdfU0NTSV9NT0Q9eQpDT05GSUdfUkFJRF9BVFRSUz1tCkNPTkZJR19TQ1NJPXkKQ09ORklHX1ND U0lfRE1BPXkKQ09ORklHX1NDU0lfTkVUTElOSz15CkNPTkZJR19TQ1NJX1BST0NfRlM9eQoKIwoj IFNDU0kgc3VwcG9ydCB0eXBlIChkaXNrLCB0YXBlLCBDRC1ST00pCiMKQ09ORklHX0JMS19ERVZf U0Q9bQpDT05GSUdfQ0hSX0RFVl9TVD1tCkNPTkZJR19DSFJfREVWX09TU1Q9bQpDT05GSUdfQkxL X0RFVl9TUj1tCkNPTkZJR19CTEtfREVWX1NSX1ZFTkRPUj15CkNPTkZJR19DSFJfREVWX1NHPW0K Q09ORklHX0NIUl9ERVZfU0NIPW0KQ09ORklHX1NDU0lfRU5DTE9TVVJFPW0KQ09ORklHX1NDU0lf Q09OU1RBTlRTPXkKQ09ORklHX1NDU0lfTE9HR0lORz15CkNPTkZJR19TQ1NJX1NDQU5fQVNZTkM9 eQoKIwojIFNDU0kgVHJhbnNwb3J0cwojCkNPTkZJR19TQ1NJX1NQSV9BVFRSUz1tCkNPTkZJR19T Q1NJX0ZDX0FUVFJTPW0KQ09ORklHX1NDU0lfSVNDU0lfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNf QVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfTElCU0FTPW0KQ09ORklHX1NDU0lfU0FTX0FUQT15CkNP TkZJR19TQ1NJX1NBU19IT1NUX1NNUD15CkNPTkZJR19TQ1NJX1NSUF9BVFRSUz1tCkNPTkZJR19T Q1NJX0xPV0xFVkVMPXkKQ09ORklHX0lTQ1NJX1RDUD1tCkNPTkZJR19JU0NTSV9CT09UX1NZU0ZT PW0KQ09ORklHX1NDU0lfQ1hHQjNfSVNDU0k9bQpDT05GSUdfU0NTSV9DWEdCNF9JU0NTST1tCkNP TkZJR19TQ1NJX0JOWDJfSVNDU0k9bQpDT05GSUdfU0NTSV9CTlgyWF9GQ09FPW0KQ09ORklHX0JF MklTQ1NJPW0KIyBDT05GSUdfQkxLX0RFVl8zV19YWFhYX1JBSUQgaXMgbm90IHNldApDT05GSUdf U0NTSV9IUFNBPW0KQ09ORklHX1NDU0lfM1dfOVhYWD1tCkNPTkZJR19TQ1NJXzNXX1NBUz1tCiMg Q09ORklHX1NDU0lfQUNBUkQgaXMgbm90IHNldApDT05GSUdfU0NTSV9BQUNSQUlEPW0KIyBDT05G SUdfU0NTSV9BSUM3WFhYIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfQUlDNzlYWD1tCkNPTkZJR19B SUM3OVhYX0NNRFNfUEVSX0RFVklDRT00CkNPTkZJR19BSUM3OVhYX1JFU0VUX0RFTEFZX01TPTE1 MDAwCiMgQ09ORklHX0FJQzc5WFhfREVCVUdfRU5BQkxFIGlzIG5vdCBzZXQKQ09ORklHX0FJQzc5 WFhfREVCVUdfTUFTSz0wCiMgQ09ORklHX0FJQzc5WFhfUkVHX1BSRVRUWV9QUklOVCBpcyBub3Qg c2V0CiMgQ09ORklHX1NDU0lfQUlDOTRYWCBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX01WU0FTPW0K IyBDT05GSUdfU0NTSV9NVlNBU19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX01WU0FTX1RB U0tMRVQ9eQpDT05GSUdfU0NTSV9NVlVNST1tCiMgQ09ORklHX1NDU0lfRFBUX0kyTyBpcyBub3Qg c2V0CiMgQ09ORklHX1NDU0lfQURWQU5TWVMgaXMgbm90IHNldApDT05GSUdfU0NTSV9BUkNNU1I9 bQojIENPTkZJR19TQ1NJX0VTQVMyUiBpcyBub3Qgc2V0CiMgQ09ORklHX01FR0FSQUlEX05FV0dF TiBpcyBub3Qgc2V0CiMgQ09ORklHX01FR0FSQUlEX0xFR0FDWSBpcyBub3Qgc2V0CkNPTkZJR19N RUdBUkFJRF9TQVM9bQpDT05GSUdfU0NTSV9NUFQzU0FTPW0KQ09ORklHX1NDU0lfTVBUMlNBU19N QVhfU0dFPTEyOApDT05GSUdfU0NTSV9NUFQzU0FTX01BWF9TR0U9MTI4CkNPTkZJR19TQ1NJX01Q VDJTQVM9bQojIENPTkZJR19TQ1NJX1NNQVJUUFFJIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfVUZT SENEPW0KQ09ORklHX1NDU0lfVUZTSENEX1BDST1tCiMgQ09ORklHX1NDU0lfVUZTX0RXQ19UQ19Q Q0kgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1VGU0hDRF9QTEFURk9STSBpcyBub3Qgc2V0CiMg Q09ORklHX1NDU0lfVUZTX0JTRyBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX0hQVElPUD1tCiMgQ09O RklHX1NDU0lfQlVTTE9HSUMgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX01ZUkIgaXMgbm90IHNl dAojIENPTkZJR19TQ1NJX01ZUlMgaXMgbm90IHNldApDT05GSUdfVk1XQVJFX1BWU0NTST1tCiMg Q09ORklHX1hFTl9TQ1NJX0ZST05URU5EIGlzIG5vdCBzZXQKQ09ORklHX0hZUEVSVl9TVE9SQUdF PW0KQ09ORklHX0xJQkZDPW0KQ09ORklHX0xJQkZDT0U9bQpDT05GSUdfRkNPRT1tCkNPTkZJR19G Q09FX0ZOSUM9bQojIENPTkZJR19TQ1NJX1NOSUMgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0RN WDMxOTFEIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9HRFRIIGlzIG5vdCBzZXQKQ09ORklHX1ND U0lfSVNDST1tCiMgQ09ORklHX1NDU0lfSVBTIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSU5JVElP PW0KIyBDT05GSUdfU0NTSV9JTklBMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0NTSV9QUEEgaXMg bm90IHNldAojIENPTkZJR19TQ1NJX0lNTSBpcyBub3Qgc2V0CkNPTkZJR19TQ1NJX1NURVg9bQoj IENPTkZJR19TQ1NJX1NZTTUzQzhYWF8yIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSVBSPW0KQ09O RklHX1NDU0lfSVBSX1RSQUNFPXkKQ09ORklHX1NDU0lfSVBSX0RVTVA9eQojIENPTkZJR19TQ1NJ X1FMT0dJQ18xMjgwIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfUUxBX0ZDPW0KIyBDT05GSUdfVENN X1FMQTJYWFggaXMgbm90IHNldApDT05GSUdfU0NTSV9RTEFfSVNDU0k9bQojIENPTkZJR19TQ1NJ X0xQRkMgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0RDMzk1eCBpcyBub3Qgc2V0CiMgQ09ORklH X1NDU0lfQU01M0M5NzQgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1dENzE5WCBpcyBub3Qgc2V0 CkNPTkZJR19TQ1NJX0RFQlVHPW0KQ09ORklHX1NDU0lfUE1DUkFJRD1tCkNPTkZJR19TQ1NJX1BN ODAwMT1tCiMgQ09ORklHX1NDU0lfQkZBX0ZDIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfVklSVElP PW0KQ09ORklHX1NDU0lfQ0hFTFNJT19GQ09FPW0KQ09ORklHX1NDU0lfREg9eQpDT05GSUdfU0NT SV9ESF9SREFDPXkKQ09ORklHX1NDU0lfREhfSFBfU1c9eQpDT05GSUdfU0NTSV9ESF9FTUM9eQpD T05GSUdfU0NTSV9ESF9BTFVBPXkKQ09ORklHX1NDU0lfT1NEX0lOSVRJQVRPUj1tCkNPTkZJR19T Q1NJX09TRF9VTEQ9bQpDT05GSUdfU0NTSV9PU0RfRFBSSU5UX1NFTlNFPTEKIyBDT05GSUdfU0NT SV9PU0RfREVCVUcgaXMgbm90IHNldApDT05GSUdfQVRBPW0KQ09ORklHX0FUQV9WRVJCT1NFX0VS Uk9SPXkKQ09ORklHX0FUQV9BQ1BJPXkKIyBDT05GSUdfU0FUQV9aUE9ERCBpcyBub3Qgc2V0CkNP TkZJR19TQVRBX1BNUD15CgojCiMgQ29udHJvbGxlcnMgd2l0aCBub24tU0ZGIG5hdGl2ZSBpbnRl cmZhY2UKIwpDT05GSUdfU0FUQV9BSENJPW0KQ09ORklHX1NBVEFfTU9CSUxFX0xQTV9QT0xJQ1k9 MApDT05GSUdfU0FUQV9BSENJX1BMQVRGT1JNPW0KIyBDT05GSUdfU0FUQV9JTklDMTYyWCBpcyBu b3Qgc2V0CkNPTkZJR19TQVRBX0FDQVJEX0FIQ0k9bQpDT05GSUdfU0FUQV9TSUwyND1tCkNPTkZJ R19BVEFfU0ZGPXkKCiMKIyBTRkYgY29udHJvbGxlcnMgd2l0aCBjdXN0b20gRE1BIGludGVyZmFj ZQojCkNPTkZJR19QRENfQURNQT1tCkNPTkZJR19TQVRBX1FTVE9SPW0KQ09ORklHX1NBVEFfU1g0 PW0KQ09ORklHX0FUQV9CTURNQT15CgojCiMgU0FUQSBTRkYgY29udHJvbGxlcnMgd2l0aCBCTURN QQojCkNPTkZJR19BVEFfUElJWD1tCiMgQ09ORklHX1NBVEFfRFdDIGlzIG5vdCBzZXQKQ09ORklH X1NBVEFfTVY9bQpDT05GSUdfU0FUQV9OVj1tCkNPTkZJR19TQVRBX1BST01JU0U9bQpDT05GSUdf U0FUQV9TSUw9bQpDT05GSUdfU0FUQV9TSVM9bQpDT05GSUdfU0FUQV9TVlc9bQpDT05GSUdfU0FU QV9VTEk9bQpDT05GSUdfU0FUQV9WSUE9bQpDT05GSUdfU0FUQV9WSVRFU1NFPW0KCiMKIyBQQVRB IFNGRiBjb250cm9sbGVycyB3aXRoIEJNRE1BCiMKQ09ORklHX1BBVEFfQUxJPW0KQ09ORklHX1BB VEFfQU1EPW0KQ09ORklHX1BBVEFfQVJUT1A9bQpDT05GSUdfUEFUQV9BVElJWFA9bQpDT05GSUdf UEFUQV9BVFA4NjdYPW0KQ09ORklHX1BBVEFfQ01ENjRYPW0KIyBDT05GSUdfUEFUQV9DWVBSRVNT IGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9FRkFSIGlzIG5vdCBzZXQKQ09ORklHX1BBVEFfSFBU MzY2PW0KQ09ORklHX1BBVEFfSFBUMzdYPW0KQ09ORklHX1BBVEFfSFBUM1gyTj1tCkNPTkZJR19Q QVRBX0hQVDNYMz1tCiMgQ09ORklHX1BBVEFfSFBUM1gzX0RNQSBpcyBub3Qgc2V0CkNPTkZJR19Q QVRBX0lUODIxMz1tCkNPTkZJR19QQVRBX0lUODIxWD1tCkNPTkZJR19QQVRBX0pNSUNST049bQpD T05GSUdfUEFUQV9NQVJWRUxMPW0KQ09ORklHX1BBVEFfTkVUQ0VMTD1tCkNPTkZJR19QQVRBX05J TkpBMzI9bQojIENPTkZJR19QQVRBX05TODc0MTUgaXMgbm90IHNldApDT05GSUdfUEFUQV9PTERQ SUlYPW0KIyBDT05GSUdfUEFUQV9PUFRJRE1BIGlzIG5vdCBzZXQKQ09ORklHX1BBVEFfUERDMjAy N1g9bQpDT05GSUdfUEFUQV9QRENfT0xEPW0KIyBDT05GSUdfUEFUQV9SQURJU1lTIGlzIG5vdCBz ZXQKQ09ORklHX1BBVEFfUkRDPW0KQ09ORklHX1BBVEFfU0NIPW0KQ09ORklHX1BBVEFfU0VSVkVS V09SS1M9bQpDT05GSUdfUEFUQV9TSUw2ODA9bQpDT05GSUdfUEFUQV9TSVM9bQpDT05GSUdfUEFU QV9UT1NISUJBPW0KIyBDT05GSUdfUEFUQV9UUklGTEVYIGlzIG5vdCBzZXQKQ09ORklHX1BBVEFf VklBPW0KIyBDT05GSUdfUEFUQV9XSU5CT05EIGlzIG5vdCBzZXQKCiMKIyBQSU8tb25seSBTRkYg Y29udHJvbGxlcnMKIwojIENPTkZJR19QQVRBX0NNRDY0MF9QQ0kgaXMgbm90IHNldAojIENPTkZJ R19QQVRBX01QSUlYIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9OUzg3NDEwIGlzIG5vdCBzZXQK IyBDT05GSUdfUEFUQV9PUFRJIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9QTEFURk9STSBpcyBu b3Qgc2V0CiMgQ09ORklHX1BBVEFfUloxMDAwIGlzIG5vdCBzZXQKCiMKIyBHZW5lcmljIGZhbGxi YWNrIC8gbGVnYWN5IGRyaXZlcnMKIwpDT05GSUdfUEFUQV9BQ1BJPW0KQ09ORklHX0FUQV9HRU5F UklDPW0KIyBDT05GSUdfUEFUQV9MRUdBQ1kgaXMgbm90IHNldApDT05GSUdfTUQ9eQpDT05GSUdf QkxLX0RFVl9NRD15CkNPTkZJR19NRF9BVVRPREVURUNUPXkKQ09ORklHX01EX0xJTkVBUj1tCkNP TkZJR19NRF9SQUlEMD1tCkNPTkZJR19NRF9SQUlEMT1tCkNPTkZJR19NRF9SQUlEMTA9bQpDT05G SUdfTURfUkFJRDQ1Nj1tCkNPTkZJR19NRF9NVUxUSVBBVEg9bQpDT05GSUdfTURfRkFVTFRZPW0K IyBDT05GSUdfTURfQ0xVU1RFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0JDQUNIRSBpcyBub3Qgc2V0 CkNPTkZJR19CTEtfREVWX0RNX0JVSUxUSU49eQpDT05GSUdfQkxLX0RFVl9ETT1tCkNPTkZJR19E TV9ERUJVRz15CkNPTkZJR19ETV9CVUZJTz1tCiMgQ09ORklHX0RNX0RFQlVHX0JMT0NLX01BTkFH RVJfTE9DS0lORyBpcyBub3Qgc2V0CkNPTkZJR19ETV9CSU9fUFJJU09OPW0KQ09ORklHX0RNX1BF UlNJU1RFTlRfREFUQT1tCiMgQ09ORklHX0RNX1VOU1RSSVBFRCBpcyBub3Qgc2V0CkNPTkZJR19E TV9DUllQVD1tCkNPTkZJR19ETV9TTkFQU0hPVD1tCkNPTkZJR19ETV9USElOX1BST1ZJU0lPTklO Rz1tCkNPTkZJR19ETV9DQUNIRT1tCkNPTkZJR19ETV9DQUNIRV9TTVE9bQojIENPTkZJR19ETV9X UklURUNBQ0hFIGlzIG5vdCBzZXQKIyBDT05GSUdfRE1fRVJBIGlzIG5vdCBzZXQKQ09ORklHX0RN X01JUlJPUj1tCkNPTkZJR19ETV9MT0dfVVNFUlNQQUNFPW0KQ09ORklHX0RNX1JBSUQ9bQpDT05G SUdfRE1fWkVSTz1tCkNPTkZJR19ETV9NVUxUSVBBVEg9bQpDT05GSUdfRE1fTVVMVElQQVRIX1FM PW0KQ09ORklHX0RNX01VTFRJUEFUSF9TVD1tCkNPTkZJR19ETV9ERUxBWT1tCkNPTkZJR19ETV9V RVZFTlQ9eQpDT05GSUdfRE1fRkxBS0VZPW0KQ09ORklHX0RNX1ZFUklUWT1tCiMgQ09ORklHX0RN X1ZFUklUWV9GRUMgaXMgbm90IHNldApDT05GSUdfRE1fU1dJVENIPW0KQ09ORklHX0RNX0xPR19X UklURVM9bQojIENPTkZJR19ETV9JTlRFR1JJVFkgaXMgbm90IHNldApDT05GSUdfVEFSR0VUX0NP UkU9bQpDT05GSUdfVENNX0lCTE9DSz1tCkNPTkZJR19UQ01fRklMRUlPPW0KQ09ORklHX1RDTV9Q U0NTST1tCiMgQ09ORklHX1RDTV9VU0VSMiBpcyBub3Qgc2V0CkNPTkZJR19MT09QQkFDS19UQVJH RVQ9bQpDT05GSUdfVENNX0ZDPW0KQ09ORklHX0lTQ1NJX1RBUkdFVD1tCiMgQ09ORklHX0lTQ1NJ X1RBUkdFVF9DWEdCNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NCUF9UQVJHRVQgaXMgbm90IHNldApD T05GSUdfRlVTSU9OPXkKQ09ORklHX0ZVU0lPTl9TUEk9bQojIENPTkZJR19GVVNJT05fRkMgaXMg bm90IHNldApDT05GSUdfRlVTSU9OX1NBUz1tCkNPTkZJR19GVVNJT05fTUFYX1NHRT0xMjgKQ09O RklHX0ZVU0lPTl9DVEw9bQpDT05GSUdfRlVTSU9OX0xPR0dJTkc9eQoKIwojIElFRUUgMTM5NCAo RmlyZVdpcmUpIHN1cHBvcnQKIwpDT05GSUdfRklSRVdJUkU9bQpDT05GSUdfRklSRVdJUkVfT0hD ST1tCkNPTkZJR19GSVJFV0lSRV9TQlAyPW0KQ09ORklHX0ZJUkVXSVJFX05FVD1tCiMgQ09ORklH X0ZJUkVXSVJFX05PU1kgaXMgbm90IHNldApDT05GSUdfTUFDSU5UT1NIX0RSSVZFUlM9eQpDT05G SUdfTUFDX0VNVU1PVVNFQlROPXkKQ09ORklHX05FVERFVklDRVM9eQpDT05GSUdfTUlJPXkKQ09O RklHX05FVF9DT1JFPXkKQ09ORklHX0JPTkRJTkc9bQpDT05GSUdfRFVNTVk9bQojIENPTkZJR19F UVVBTElaRVIgaXMgbm90IHNldApDT05GSUdfTkVUX0ZDPXkKQ09ORklHX0lGQj1tCkNPTkZJR19O RVRfVEVBTT1tCkNPTkZJR19ORVRfVEVBTV9NT0RFX0JST0FEQ0FTVD1tCkNPTkZJR19ORVRfVEVB TV9NT0RFX1JPVU5EUk9CSU49bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9SQU5ET009bQpDT05GSUdf TkVUX1RFQU1fTU9ERV9BQ1RJVkVCQUNLVVA9bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9MT0FEQkFM QU5DRT1tCkNPTkZJR19NQUNWTEFOPW0KQ09ORklHX01BQ1ZUQVA9bQojIENPTkZJR19JUFZMQU4g aXMgbm90IHNldApDT05GSUdfVlhMQU49bQojIENPTkZJR19HRU5FVkUgaXMgbm90IHNldAojIENP TkZJR19HVFAgaXMgbm90IHNldApDT05GSUdfTUFDU0VDPXkKQ09ORklHX05FVENPTlNPTEU9bQpD T05GSUdfTkVUQ09OU09MRV9EWU5BTUlDPXkKQ09ORklHX05FVFBPTEw9eQpDT05GSUdfTkVUX1BP TExfQ09OVFJPTExFUj15CkNPTkZJR19UVU49bQpDT05GSUdfVEFQPW0KIyBDT05GSUdfVFVOX1ZO RVRfQ1JPU1NfTEUgaXMgbm90IHNldApDT05GSUdfVkVUSD1tCkNPTkZJR19WSVJUSU9fTkVUPXkK Q09ORklHX05MTU9OPW0KQ09ORklHX05FVF9WUkY9eQojIENPTkZJR19BUkNORVQgaXMgbm90IHNl dAojIENPTkZJR19BVE1fRFJJVkVSUyBpcyBub3Qgc2V0CgojCiMgQ0FJRiB0cmFuc3BvcnQgZHJp dmVycwojCgojCiMgRGlzdHJpYnV0ZWQgU3dpdGNoIEFyY2hpdGVjdHVyZSBkcml2ZXJzCiMKQ09O RklHX0VUSEVSTkVUPXkKQ09ORklHX01ESU89eQojIENPTkZJR19ORVRfVkVORE9SXzNDT00gaXMg bm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX0FEQVBURUMgaXMgbm90IHNldApDT05GSUdfTkVU X1ZFTkRPUl9BR0VSRT15CiMgQ09ORklHX0VUMTMxWCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVO RE9SX0FMQUNSSVRFQ0g9eQojIENPTkZJR19TTElDT1NTIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVU X1ZFTkRPUl9BTFRFT04gaXMgbm90IHNldAojIENPTkZJR19BTFRFUkFfVFNFIGlzIG5vdCBzZXQK Q09ORklHX05FVF9WRU5ET1JfQU1BWk9OPXkKIyBDT05GSUdfRU5BX0VUSEVSTkVUIGlzIG5vdCBz ZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9BTUQgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9B UVVBTlRJQT15CiMgQ09ORklHX0FRVElPTiBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0FS Qz15CkNPTkZJR19ORVRfVkVORE9SX0FUSEVST1M9eQpDT05GSUdfQVRMMj1tCkNPTkZJR19BVEwx PW0KQ09ORklHX0FUTDFFPW0KQ09ORklHX0FUTDFDPW0KQ09ORklHX0FMWD1tCiMgQ09ORklHX05F VF9WRU5ET1JfQVVST1JBIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQlJPQURDT009eQpD T05GSUdfQjQ0PW0KQ09ORklHX0I0NF9QQ0lfQVVUT1NFTEVDVD15CkNPTkZJR19CNDRfUENJQ09S RV9BVVRPU0VMRUNUPXkKQ09ORklHX0I0NF9QQ0k9eQojIENPTkZJR19CQ01HRU5FVCBpcyBub3Qg c2V0CkNPTkZJR19CTlgyPW0KQ09ORklHX0NOSUM9bQpDT05GSUdfVElHT04zPXkKQ09ORklHX1RJ R09OM19IV01PTj15CiMgQ09ORklHX0JOWDJYIGlzIG5vdCBzZXQKIyBDT05GSUdfU1lTVEVNUE9S VCBpcyBub3Qgc2V0CiMgQ09ORklHX0JOWFQgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9C Uk9DQURFPXkKQ09ORklHX0JOQT1tCkNPTkZJR19ORVRfVkVORE9SX0NBREVOQ0U9eQojIENPTkZJ R19NQUNCIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQ0FWSVVNPXkKIyBDT05GSUdfVEhV TkRFUl9OSUNfUEYgaXMgbm90IHNldAojIENPTkZJR19USFVOREVSX05JQ19WRiBpcyBub3Qgc2V0 CiMgQ09ORklHX1RIVU5ERVJfTklDX0JHWCBpcyBub3Qgc2V0CiMgQ09ORklHX1RIVU5ERVJfTklD X1JHWCBpcyBub3Qgc2V0CkNPTkZJR19DQVZJVU1fUFRQPXkKIyBDT05GSUdfTElRVUlESU8gaXMg bm90IHNldAojIENPTkZJR19MSVFVSURJT19WRiBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9S X0NIRUxTSU89eQojIENPTkZJR19DSEVMU0lPX1QxIGlzIG5vdCBzZXQKQ09ORklHX0NIRUxTSU9f VDM9bQpDT05GSUdfQ0hFTFNJT19UND1tCiMgQ09ORklHX0NIRUxTSU9fVDRfRENCIGlzIG5vdCBz ZXQKQ09ORklHX0NIRUxTSU9fVDRWRj1tCkNPTkZJR19DSEVMU0lPX0xJQj1tCkNPTkZJR19ORVRf VkVORE9SX0NJU0NPPXkKQ09ORklHX0VOSUM9bQpDT05GSUdfTkVUX1ZFTkRPUl9DT1JUSU5BPXkK IyBDT05GSUdfQ1hfRUNBVCBpcyBub3Qgc2V0CkNPTkZJR19ETkVUPW0KQ09ORklHX05FVF9WRU5E T1JfREVDPXkKQ09ORklHX05FVF9UVUxJUD15CkNPTkZJR19ERTIxMDRYPW0KQ09ORklHX0RFMjEw NFhfRFNMPTAKQ09ORklHX1RVTElQPXkKIyBDT05GSUdfVFVMSVBfTVdJIGlzIG5vdCBzZXQKQ09O RklHX1RVTElQX01NSU89eQojIENPTkZJR19UVUxJUF9OQVBJIGlzIG5vdCBzZXQKQ09ORklHX0RF NFg1PW0KQ09ORklHX1dJTkJPTkRfODQwPW0KQ09ORklHX0RNOTEwMj1tCkNPTkZJR19VTEk1MjZY PW0KQ09ORklHX1BDTUNJQV9YSVJDT009bQojIENPTkZJR19ORVRfVkVORE9SX0RMSU5LIGlzIG5v dCBzZXQKQ09ORklHX05FVF9WRU5ET1JfRU1VTEVYPXkKQ09ORklHX0JFMk5FVD1tCkNPTkZJR19C RTJORVRfSFdNT049eQpDT05GSUdfQkUyTkVUX0JFMj15CkNPTkZJR19CRTJORVRfQkUzPXkKQ09O RklHX0JFMk5FVF9MQU5DRVI9eQpDT05GSUdfQkUyTkVUX1NLWUhBV0s9eQpDT05GSUdfTkVUX1ZF TkRPUl9FWkNISVA9eQojIENPTkZJR19ORVRfVkVORE9SX0hQIGlzIG5vdCBzZXQKQ09ORklHX05F VF9WRU5ET1JfSFVBV0VJPXkKIyBDT05GSUdfSElOSUMgaXMgbm90IHNldAojIENPTkZJR19ORVRf VkVORE9SX0k4MjVYWCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX0lOVEVMPXkKIyBDT05G SUdfRTEwMCBpcyBub3Qgc2V0CkNPTkZJR19FMTAwMD15CkNPTkZJR19FMTAwMEU9eQpDT05GSUdf RTEwMDBFX0hXVFM9eQpDT05GSUdfSUdCPXkKQ09ORklHX0lHQl9IV01PTj15CkNPTkZJR19JR0JW Rj1tCkNPTkZJR19JWEdCPW0KQ09ORklHX0lYR0JFPXkKQ09ORklHX0lYR0JFX0hXTU9OPXkKQ09O RklHX0lYR0JFX0RDQj15CkNPTkZJR19JWEdCRVZGPW0KQ09ORklHX0k0MEU9bQojIENPTkZJR19J NDBFX0RDQiBpcyBub3Qgc2V0CiMgQ09ORklHX0k0MEVWRiBpcyBub3Qgc2V0CiMgQ09ORklHX0lD RSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZNMTBLIGlzIG5vdCBzZXQKIyBDT05GSUdfSUdDIGlzIG5v dCBzZXQKQ09ORklHX0pNRT1tCkNPTkZJR19ORVRfVkVORE9SX01BUlZFTEw9eQpDT05GSUdfTVZN RElPPW0KQ09ORklHX1NLR0U9bQpDT05GSUdfU0tHRV9ERUJVRz15CkNPTkZJR19TS0dFX0dFTkVT SVM9eQpDT05GSUdfU0tZMj1tCkNPTkZJR19TS1kyX0RFQlVHPXkKQ09ORklHX05FVF9WRU5ET1Jf TUVMTEFOT1g9eQpDT05GSUdfTUxYNF9FTj1tCkNPTkZJR19NTFg0X0VOX0RDQj15CkNPTkZJR19N TFg0X0NPUkU9bQpDT05GSUdfTUxYNF9ERUJVRz15CkNPTkZJR19NTFg0X0NPUkVfR0VOMj15CiMg Q09ORklHX01MWDVfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01MWFNXX0NPUkUgaXMgbm90IHNl dAojIENPTkZJR19NTFhGVyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfTUlDUkVMIGlz IG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfTUlDUk9DSElQPXkKIyBDT05GSUdfRU5DMjhKNjAg aXMgbm90IHNldAojIENPTkZJR19FTkNYMjRKNjAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTEFONzQz WCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX01JQ1JPU0VNST15CkNPTkZJR19ORVRfVkVO RE9SX01ZUkk9eQpDT05GSUdfTVlSSTEwR0U9bQojIENPTkZJR19GRUFMTlggaXMgbm90IHNldAoj IENPTkZJR19ORVRfVkVORE9SX05BVFNFTUkgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9O RVRFUklPTj15CiMgQ09ORklHX1MySU8gaXMgbm90IHNldAojIENPTkZJR19WWEdFIGlzIG5vdCBz ZXQKQ09ORklHX05FVF9WRU5ET1JfTkVUUk9OT01FPXkKIyBDT05GSUdfTkZQIGlzIG5vdCBzZXQK Q09ORklHX05FVF9WRU5ET1JfTkk9eQojIENPTkZJR19OSV9YR0VfTUFOQUdFTUVOVF9FTkVUIGlz IG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9OVklESUEgaXMgbm90IHNldApDT05GSUdfTkVU X1ZFTkRPUl9PS0k9eQpDT05GSUdfRVRIT0M9bQpDT05GSUdfTkVUX1ZFTkRPUl9QQUNLRVRfRU5H SU5FUz15CiMgQ09ORklHX0hBTUFDSEkgaXMgbm90IHNldApDT05GSUdfWUVMTE9XRklOPW0KQ09O RklHX05FVF9WRU5ET1JfUUxPR0lDPXkKQ09ORklHX1FMQTNYWFg9bQpDT05GSUdfUUxDTklDPW0K Q09ORklHX1FMQ05JQ19TUklPVj15CkNPTkZJR19RTENOSUNfRENCPXkKQ09ORklHX1FMQ05JQ19I V01PTj15CkNPTkZJR19RTEdFPW0KQ09ORklHX05FVFhFTl9OSUM9bQojIENPTkZJR19RRUQgaXMg bm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9RVUFMQ09NTT15CiMgQ09ORklHX1FDT01fRU1BQyBp cyBub3Qgc2V0CiMgQ09ORklHX1JNTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9S REMgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9SRUFMVEVLPXkKIyBDT05GSUdfQVRQIGlz IG5vdCBzZXQKQ09ORklHXzgxMzlDUD15CkNPTkZJR184MTM5VE9PPXkKQ09ORklHXzgxMzlUT09f UElPPXkKIyBDT05GSUdfODEzOVRPT19UVU5FX1RXSVNURVIgaXMgbm90IHNldApDT05GSUdfODEz OVRPT184MTI5PXkKIyBDT05GSUdfODEzOV9PTERfUlhfUkVTRVQgaXMgbm90IHNldApDT05GSUdf UjgxNjk9eQpDT05GSUdfTkVUX1ZFTkRPUl9SRU5FU0FTPXkKQ09ORklHX05FVF9WRU5ET1JfUk9D S0VSPXkKQ09ORklHX05FVF9WRU5ET1JfU0FNU1VORz15CiMgQ09ORklHX1NYR0JFX0VUSCBpcyBu b3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfU0VFUSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVO RE9SX1NPTEFSRkxBUkU9eQpDT05GSUdfU0ZDPW0KQ09ORklHX1NGQ19NVEQ9eQpDT05GSUdfU0ZD X01DRElfTU9OPXkKQ09ORklHX1NGQ19TUklPVj15CkNPTkZJR19TRkNfTUNESV9MT0dHSU5HPXkK IyBDT05GSUdfU0ZDX0ZBTENPTiBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfU0lMQU4g aXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1NJUyBpcyBub3Qgc2V0CkNPTkZJR19ORVRf VkVORE9SX1NNU0M9eQpDT05GSUdfRVBJQzEwMD1tCiMgQ09ORklHX1NNU0M5MTFYIGlzIG5vdCBz ZXQKQ09ORklHX1NNU0M5NDIwPW0KQ09ORklHX05FVF9WRU5ET1JfU09DSU9ORVhUPXkKIyBDT05G SUdfTkVUX1ZFTkRPUl9TVE1JQ1JPIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9TVU4g aXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9TWU5PUFNZUz15CiMgQ09ORklHX0RXQ19YTEdN QUMgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1RFSFVUSSBpcyBub3Qgc2V0CiMgQ09O RklHX05FVF9WRU5ET1JfVEkgaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1ZJQSBpcyBu b3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfV0laTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfRkRE SSBpcyBub3Qgc2V0CiMgQ09ORklHX0hJUFBJIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1NCMTAw MCBpcyBub3Qgc2V0CkNPTkZJR19NRElPX0RFVklDRT15CkNPTkZJR19NRElPX0JVUz15CiMgQ09O RklHX01ESU9fQkNNX1VOSU1BQyBpcyBub3Qgc2V0CkNPTkZJR19NRElPX0JJVEJBTkc9bQojIENP TkZJR19NRElPX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19NRElPX01TQ0NfTUlJTSBpcyBub3Qg c2V0CiMgQ09ORklHX01ESU9fVEhVTkRFUiBpcyBub3Qgc2V0CkNPTkZJR19QSFlMSUI9eQpDT05G SUdfU1dQSFk9eQojIENPTkZJR19MRURfVFJJR0dFUl9QSFkgaXMgbm90IHNldAoKIwojIE1JSSBQ SFkgZGV2aWNlIGRyaXZlcnMKIwpDT05GSUdfQU1EX1BIWT1tCiMgQ09ORklHX0FRVUFOVElBX1BI WSBpcyBub3Qgc2V0CiMgQ09ORklHX0FTSVhfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0FUODAzWF9Q SFk9bQojIENPTkZJR19CQ003WFhYX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19CQ004N1hYX1BIWT1t CkNPTkZJR19CQ01fTkVUX1BIWUxJQj1tCkNPTkZJR19CUk9BRENPTV9QSFk9bQpDT05GSUdfQ0lD QURBX1BIWT1tCiMgQ09ORklHX0NPUlRJTkFfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0RBVklDT01f UEhZPW0KIyBDT05GSUdfRFA4MzgyMl9QSFkgaXMgbm90IHNldAojIENPTkZJR19EUDgzVEM4MTFf UEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfRFA4Mzg0OF9QSFkgaXMgbm90IHNldAojIENPTkZJR19E UDgzODY3X1BIWSBpcyBub3Qgc2V0CkNPTkZJR19GSVhFRF9QSFk9eQpDT05GSUdfSUNQTFVTX1BI WT1tCiMgQ09ORklHX0lOVEVMX1hXQVlfUEhZIGlzIG5vdCBzZXQKQ09ORklHX0xTSV9FVDEwMTFD X1BIWT1tCkNPTkZJR19MWFRfUEhZPW0KQ09ORklHX01BUlZFTExfUEhZPW0KIyBDT05GSUdfTUFS VkVMTF8xMEdfUEhZIGlzIG5vdCBzZXQKQ09ORklHX01JQ1JFTF9QSFk9bQojIENPTkZJR19NSUNS T0NISVBfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlDUk9DSElQX1QxX1BIWSBpcyBub3Qgc2V0 CiMgQ09ORklHX01JQ1JPU0VNSV9QSFkgaXMgbm90IHNldApDT05GSUdfTkFUSU9OQUxfUEhZPW0K Q09ORklHX1FTRU1JX1BIWT1tCkNPTkZJR19SRUFMVEVLX1BIWT15CiMgQ09ORklHX1JFTkVTQVNf UEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfUk9DS0NISVBfUEhZIGlzIG5vdCBzZXQKQ09ORklHX1NN U0NfUEhZPW0KQ09ORklHX1NURTEwWFA9bQojIENPTkZJR19URVJBTkVUSUNTX1BIWSBpcyBub3Qg c2V0CkNPTkZJR19WSVRFU1NFX1BIWT1tCiMgQ09ORklHX1hJTElOWF9HTUlJMlJHTUlJIGlzIG5v dCBzZXQKIyBDT05GSUdfTUlDUkVMX0tTODk5NU1BIGlzIG5vdCBzZXQKIyBDT05GSUdfUExJUCBp cyBub3Qgc2V0CkNPTkZJR19QUFA9bQpDT05GSUdfUFBQX0JTRENPTVA9bQpDT05GSUdfUFBQX0RF RkxBVEU9bQpDT05GSUdfUFBQX0ZJTFRFUj15CkNPTkZJR19QUFBfTVBQRT1tCkNPTkZJR19QUFBf TVVMVElMSU5LPXkKQ09ORklHX1BQUE9BVE09bQpDT05GSUdfUFBQT0U9bQpDT05GSUdfUFBUUD1t CkNPTkZJR19QUFBPTDJUUD1tCkNPTkZJR19QUFBfQVNZTkM9bQpDT05GSUdfUFBQX1NZTkNfVFRZ PW0KQ09ORklHX1NMSVA9bQpDT05GSUdfU0xIQz1tCkNPTkZJR19TTElQX0NPTVBSRVNTRUQ9eQpD T05GSUdfU0xJUF9TTUFSVD15CiMgQ09ORklHX1NMSVBfTU9ERV9TTElQNiBpcyBub3Qgc2V0CkNP TkZJR19VU0JfTkVUX0RSSVZFUlM9eQpDT05GSUdfVVNCX0NBVEM9eQpDT05GSUdfVVNCX0tBV0VU SD15CkNPTkZJR19VU0JfUEVHQVNVUz15CkNPTkZJR19VU0JfUlRMODE1MD15CkNPTkZJR19VU0Jf UlRMODE1Mj1tCiMgQ09ORklHX1VTQl9MQU43OFhYIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9VU0JO RVQ9eQpDT05GSUdfVVNCX05FVF9BWDg4MTdYPXkKQ09ORklHX1VTQl9ORVRfQVg4ODE3OV8xNzhB PW0KQ09ORklHX1VTQl9ORVRfQ0RDRVRIRVI9eQpDT05GSUdfVVNCX05FVF9DRENfRUVNPXkKQ09O RklHX1VTQl9ORVRfQ0RDX05DTT1tCiMgQ09ORklHX1VTQl9ORVRfSFVBV0VJX0NEQ19OQ00gaXMg bm90IHNldApDT05GSUdfVVNCX05FVF9DRENfTUJJTT1tCkNPTkZJR19VU0JfTkVUX0RNOTYwMT15 CiMgQ09ORklHX1VTQl9ORVRfU1I5NzAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX05FVF9TUjk4 MDAgaXMgbm90IHNldApDT05GSUdfVVNCX05FVF9TTVNDNzVYWD15CkNPTkZJR19VU0JfTkVUX1NN U0M5NVhYPXkKQ09ORklHX1VTQl9ORVRfR0w2MjBBPXkKQ09ORklHX1VTQl9ORVRfTkVUMTA4MD15 CkNPTkZJR19VU0JfTkVUX1BMVVNCPXkKQ09ORklHX1VTQl9ORVRfTUNTNzgzMD15CkNPTkZJR19V U0JfTkVUX1JORElTX0hPU1Q9eQpDT05GSUdfVVNCX05FVF9DRENfU1VCU0VUX0VOQUJMRT15CkNP TkZJR19VU0JfTkVUX0NEQ19TVUJTRVQ9eQpDT05GSUdfVVNCX0FMSV9NNTYzMj15CkNPTkZJR19V U0JfQU4yNzIwPXkKQ09ORklHX1VTQl9CRUxLSU49eQpDT05GSUdfVVNCX0FSTUxJTlVYPXkKQ09O RklHX1VTQl9FUFNPTjI4ODg9eQpDT05GSUdfVVNCX0tDMjE5MD15CkNPTkZJR19VU0JfTkVUX1pB VVJVUz15CkNPTkZJR19VU0JfTkVUX0NYODIzMTBfRVRIPW0KQ09ORklHX1VTQl9ORVRfS0FMTUlB PW0KQ09ORklHX1VTQl9ORVRfUU1JX1dXQU49bQpDT05GSUdfVVNCX0hTTz1tCkNPTkZJR19VU0Jf TkVUX0lOVDUxWDE9eQpDT05GSUdfVVNCX0lQSEVUSD15CkNPTkZJR19VU0JfU0lFUlJBX05FVD15 CkNPTkZJR19VU0JfVkw2MDA9bQojIENPTkZJR19VU0JfTkVUX0NIOTIwMCBpcyBub3Qgc2V0CiMg Q09ORklHX1VTQl9ORVRfQVFDMTExIGlzIG5vdCBzZXQKQ09ORklHX1dMQU49eQojIENPTkZJR19X SVJFTEVTU19XRFMgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfQURNVEVLPXkKIyBDT05G SUdfQURNODIxMSBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9BVEg9eQojIENPTkZJR19B VEhfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19BVEg1SyBpcyBub3Qgc2V0CiMgQ09ORklHX0FU SDVLX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX0FUSDlLIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRI OUtfSFRDIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FSTDkxNzAgaXMgbm90IHNldAojIENPTkZJR19B VEg2S0wgaXMgbm90IHNldAojIENPTkZJR19BUjU1MjMgaXMgbm90IHNldAojIENPTkZJR19XSUw2 MjEwIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRIMTBLIGlzIG5vdCBzZXQKIyBDT05GSUdfV0NOMzZY WCBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9BVE1FTD15CiMgQ09ORklHX0FUTUVMIGlz IG5vdCBzZXQKIyBDT05GSUdfQVQ3NkM1MFhfVVNCIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVO RE9SX0JST0FEQ09NPXkKIyBDT05GSUdfQjQzIGlzIG5vdCBzZXQKIyBDT05GSUdfQjQzTEVHQUNZ IGlzIG5vdCBzZXQKIyBDT05GSUdfQlJDTVNNQUMgaXMgbm90IHNldAojIENPTkZJR19CUkNNRk1B QyBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9DSVNDTz15CiMgQ09ORklHX0FJUk8gaXMg bm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfSU5URUw9eQojIENPTkZJR19JUFcyMTAwIGlzIG5v dCBzZXQKIyBDT05GSUdfSVBXMjIwMCBpcyBub3Qgc2V0CiMgQ09ORklHX0lXTDQ5NjUgaXMgbm90 IHNldAojIENPTkZJR19JV0wzOTQ1IGlzIG5vdCBzZXQKIyBDT05GSUdfSVdMV0lGSSBpcyBub3Qg c2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9JTlRFUlNJTD15CiMgQ09ORklHX0hPU1RBUCBpcyBub3Qg c2V0CiMgQ09ORklHX0hFUk1FUyBpcyBub3Qgc2V0CiMgQ09ORklHX1A1NF9DT01NT04gaXMgbm90 IHNldAojIENPTkZJR19QUklTTTU0IGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX01BUlZF TEw9eQojIENPTkZJR19MSUJFUlRBUyBpcyBub3Qgc2V0CiMgQ09ORklHX0xJQkVSVEFTX1RISU5G SVJNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVdJRklFWCBpcyBub3Qgc2V0CiMgQ09ORklHX01XTDhL IGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX01FRElBVEVLPXkKIyBDT05GSUdfTVQ3NjAx VSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzZ4MFUgaXMgbm90IHNldAojIENPTkZJR19NVDc2eDBF IGlzIG5vdCBzZXQKIyBDT05GSUdfTVQ3NngyRSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzZ4MlUg aXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfUkFMSU5LPXkKIyBDT05GSUdfUlQyWDAwIGlz IG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1JFQUxURUs9eQojIENPTkZJR19SVEw4MTgwIGlz IG5vdCBzZXQKIyBDT05GSUdfUlRMODE4NyBpcyBub3Qgc2V0CkNPTkZJR19SVExfQ0FSRFM9bQoj IENPTkZJR19SVEw4MTkyQ0UgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTkyU0UgaXMgbm90IHNl dAojIENPTkZJR19SVEw4MTkyREUgaXMgbm90IHNldAojIENPTkZJR19SVEw4NzIzQUUgaXMgbm90 IHNldAojIENPTkZJR19SVEw4NzIzQkUgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTg4RUUgaXMg bm90IHNldAojIENPTkZJR19SVEw4MTkyRUUgaXMgbm90IHNldAojIENPTkZJR19SVEw4ODIxQUUg aXMgbm90IHNldAojIENPTkZJR19SVEw4MTkyQ1UgaXMgbm90IHNldAojIENPTkZJR19SVEw4WFhY VSBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9SU0k9eQojIENPTkZJR19SU0lfOTFYIGlz IG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1NUPXkKIyBDT05GSUdfQ1cxMjAwIGlzIG5vdCBz ZXQKQ09ORklHX1dMQU5fVkVORE9SX1RJPXkKIyBDT05GSUdfV0wxMjUxIGlzIG5vdCBzZXQKIyBD T05GSUdfV0wxMlhYIGlzIG5vdCBzZXQKIyBDT05GSUdfV0wxOFhYIGlzIG5vdCBzZXQKIyBDT05G SUdfV0xDT1JFIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1pZREFTPXkKIyBDT05GSUdf VVNCX1pEMTIwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1pEMTIxMVJXIGlzIG5vdCBzZXQKQ09ORklH X1dMQU5fVkVORE9SX1FVQU5URU5OQT15CiMgQ09ORklHX1FUTkZNQUNfUENJRSBpcyBub3Qgc2V0 CkNPTkZJR19NQUM4MDIxMV9IV1NJTT1tCiMgQ09ORklHX1VTQl9ORVRfUk5ESVNfV0xBTiBpcyBu b3Qgc2V0CiMgQ09ORklHX1ZJUlRfV0lGSSBpcyBub3Qgc2V0CgojCiMgRW5hYmxlIFdpTUFYIChO ZXR3b3JraW5nIG9wdGlvbnMpIHRvIHNlZSB0aGUgV2lNQVggZHJpdmVycwojCkNPTkZJR19XQU49 eQojIENPTkZJR19MQU5NRURJQSBpcyBub3Qgc2V0CkNPTkZJR19IRExDPW0KQ09ORklHX0hETENf UkFXPW0KIyBDT05GSUdfSERMQ19SQVdfRVRIIGlzIG5vdCBzZXQKQ09ORklHX0hETENfQ0lTQ089 bQpDT05GSUdfSERMQ19GUj1tCkNPTkZJR19IRExDX1BQUD1tCgojCiMgWC4yNS9MQVBCIHN1cHBv cnQgaXMgZGlzYWJsZWQKIwojIENPTkZJR19QQ0kyMDBTWU4gaXMgbm90IHNldAojIENPTkZJR19X QU5YTCBpcyBub3Qgc2V0CiMgQ09ORklHX1BDMzAwVE9PIGlzIG5vdCBzZXQKIyBDT05GSUdfRkFS U1lOQyBpcyBub3Qgc2V0CiMgQ09ORklHX0RTQ0M0IGlzIG5vdCBzZXQKQ09ORklHX0RMQ0k9bQpD T05GSUdfRExDSV9NQVg9OAojIENPTkZJR19TQk5JIGlzIG5vdCBzZXQKQ09ORklHX0lFRUU4MDIx NTRfRFJJVkVSUz1tCkNPTkZJR19JRUVFODAyMTU0X0ZBS0VMQj1tCiMgQ09ORklHX0lFRUU4MDIx NTRfQVQ4NlJGMjMwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9NUkYyNEo0MCBpcyBu b3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQ0MyNTIwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVF RTgwMjE1NF9BVFVTQiBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQURGNzI0MiBpcyBu b3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQ0E4MjEwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVF RTgwMjE1NF9NQ1IyMEEgaXMgbm90IHNldAojIENPTkZJR19JRUVFODAyMTU0X0hXU0lNIGlzIG5v dCBzZXQKQ09ORklHX1hFTl9ORVRERVZfRlJPTlRFTkQ9bQojIENPTkZJR19YRU5fTkVUREVWX0JB Q0tFTkQgaXMgbm90IHNldApDT05GSUdfVk1YTkVUMz1tCiMgQ09ORklHX0ZVSklUU1VfRVMgaXMg bm90IHNldApDT05GSUdfSFlQRVJWX05FVD1tCkNPTkZJR19ORVRERVZTSU09bQpDT05GSUdfTkVU X0ZBSUxPVkVSPXkKQ09ORklHX0lTRE49eQpDT05GSUdfSVNETl9JNEw9bQpDT05GSUdfSVNETl9Q UFA9eQpDT05GSUdfSVNETl9QUFBfVko9eQpDT05GSUdfSVNETl9NUFA9eQpDT05GSUdfSVBQUF9G SUxURVI9eQojIENPTkZJR19JU0ROX1BQUF9CU0RDT01QIGlzIG5vdCBzZXQKQ09ORklHX0lTRE5f QVVESU89eQpDT05GSUdfSVNETl9UVFlfRkFYPXkKCiMKIyBJU0ROIGZlYXR1cmUgc3VibW9kdWxl cwojCkNPTkZJR19JU0ROX0RJVkVSU0lPTj1tCgojCiMgSVNETjRMaW51eCBoYXJkd2FyZSBkcml2 ZXJzCiMKCiMKIyBQYXNzaXZlIGNhcmRzCiMKIyBDT05GSUdfSVNETl9EUlZfSElTQVggaXMgbm90 IHNldApDT05GSUdfSVNETl9DQVBJPW0KIyBDT05GSUdfQ0FQSV9UUkFDRSBpcyBub3Qgc2V0CkNP TkZJR19JU0ROX0NBUElfQ0FQSTIwPW0KQ09ORklHX0lTRE5fQ0FQSV9NSURETEVXQVJFPXkKQ09O RklHX0lTRE5fQ0FQSV9DQVBJRFJWPW0KIyBDT05GSUdfSVNETl9DQVBJX0NBUElEUlZfVkVSQk9T RSBpcyBub3Qgc2V0CgojCiMgQ0FQSSBoYXJkd2FyZSBkcml2ZXJzCiMKQ09ORklHX0NBUElfQVZN PXkKQ09ORklHX0lTRE5fRFJWX0FWTUIxX0IxUENJPW0KQ09ORklHX0lTRE5fRFJWX0FWTUIxX0Ix UENJVjQ9eQpDT05GSUdfSVNETl9EUlZfQVZNQjFfVDFQQ0k9bQpDT05GSUdfSVNETl9EUlZfQVZN QjFfQzQ9bQpDT05GSUdfSVNETl9EUlZfR0lHQVNFVD1tCkNPTkZJR19HSUdBU0VUX0NBUEk9eQpD T05GSUdfR0lHQVNFVF9CQVNFPW0KQ09ORklHX0dJR0FTRVRfTTEwNT1tCkNPTkZJR19HSUdBU0VU X00xMDE9bQojIENPTkZJR19HSUdBU0VUX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0hZU0ROPW0K Q09ORklHX0hZU0ROX0NBUEk9eQpDT05GSUdfTUlTRE49bQpDT05GSUdfTUlTRE5fRFNQPW0KQ09O RklHX01JU0ROX0wxT0lQPW0KCiMKIyBtSVNETiBoYXJkd2FyZSBkcml2ZXJzCiMKQ09ORklHX01J U0ROX0hGQ1BDST1tCkNPTkZJR19NSVNETl9IRkNNVUxUST1tCkNPTkZJR19NSVNETl9IRkNVU0I9 bQpDT05GSUdfTUlTRE5fQVZNRlJJVFo9bQpDT05GSUdfTUlTRE5fU1BFRURGQVg9bQpDT05GSUdf TUlTRE5fSU5GSU5FT049bQpDT05GSUdfTUlTRE5fVzY2OTI9bQpDT05GSUdfTUlTRE5fTkVUSkVU PW0KQ09ORklHX01JU0ROX0lQQUM9bQpDT05GSUdfTUlTRE5fSVNBUj1tCkNPTkZJR19JU0ROX0hE TEM9bQojIENPTkZJR19OVk0gaXMgbm90IHNldAoKIwojIElucHV0IGRldmljZSBzdXBwb3J0CiMK Q09ORklHX0lOUFVUPXkKQ09ORklHX0lOUFVUX0xFRFM9eQpDT05GSUdfSU5QVVRfRkZfTUVNTEVT Uz15CkNPTkZJR19JTlBVVF9QT0xMREVWPW0KQ09ORklHX0lOUFVUX1NQQVJTRUtNQVA9bQojIENP TkZJR19JTlBVVF9NQVRSSVhLTUFQIGlzIG5vdCBzZXQKCiMKIyBVc2VybGFuZCBpbnRlcmZhY2Vz CiMKQ09ORklHX0lOUFVUX01PVVNFREVWPXkKIyBDT05GSUdfSU5QVVRfTU9VU0VERVZfUFNBVVgg aXMgbm90IHNldApDT05GSUdfSU5QVVRfTU9VU0VERVZfU0NSRUVOX1g9MTAyNApDT05GSUdfSU5Q VVRfTU9VU0VERVZfU0NSRUVOX1k9NzY4CiMgQ09ORklHX0lOUFVUX0pPWURFViBpcyBub3Qgc2V0 CkNPTkZJR19JTlBVVF9FVkRFVj15CiMgQ09ORklHX0lOUFVUX0VWQlVHIGlzIG5vdCBzZXQKCiMK IyBJbnB1dCBEZXZpY2UgRHJpdmVycwojCkNPTkZJR19JTlBVVF9LRVlCT0FSRD15CiMgQ09ORklH X0tFWUJPQVJEX0FEUDU1ODggaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9BRFA1NTg5IGlz IG5vdCBzZXQKQ09ORklHX0tFWUJPQVJEX0FUS0JEPXkKIyBDT05GSUdfS0VZQk9BUkRfUVQxMDcw IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfUVQyMTYwIGlzIG5vdCBzZXQKIyBDT05GSUdf S0VZQk9BUkRfRExJTktfRElSNjg1IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfTEtLQkQg aXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZ Qk9BUkRfR1BJT19QT0xMRUQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9UQ0E2NDE2IGlz IG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfVENBODQxOCBpcyBub3Qgc2V0CiMgQ09ORklHX0tF WUJPQVJEX01BVFJJWCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0xNODMyMyBpcyBub3Qg c2V0CiMgQ09ORklHX0tFWUJPQVJEX0xNODMzMyBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJE X01BWDczNTkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9NQ1MgaXMgbm90IHNldAojIENP TkZJR19LRVlCT0FSRF9NUFIxMjEgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9ORVdUT04g aXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9PUEVOQ09SRVMgaXMgbm90IHNldAojIENPTkZJ R19LRVlCT0FSRF9TQU1TVU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfU1RPV0FXQVkg aXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9TVU5LQkQgaXMgbm90IHNldAojIENPTkZJR19L RVlCT0FSRF9UTTJfVE9VQ0hLRVkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9YVEtCRCBp cyBub3Qgc2V0CkNPTkZJR19JTlBVVF9NT1VTRT15CkNPTkZJR19NT1VTRV9QUzI9eQpDT05GSUdf TU9VU0VfUFMyX0FMUFM9eQpDT05GSUdfTU9VU0VfUFMyX0JZRD15CkNPTkZJR19NT1VTRV9QUzJf TE9HSVBTMlBQPXkKQ09ORklHX01PVVNFX1BTMl9TWU5BUFRJQ1M9eQpDT05GSUdfTU9VU0VfUFMy X1NZTkFQVElDU19TTUJVUz15CkNPTkZJR19NT1VTRV9QUzJfQ1lQUkVTUz15CkNPTkZJR19NT1VT RV9QUzJfTElGRUJPT0s9eQpDT05GSUdfTU9VU0VfUFMyX1RSQUNLUE9JTlQ9eQpDT05GSUdfTU9V U0VfUFMyX0VMQU5URUNIPXkKQ09ORklHX01PVVNFX1BTMl9FTEFOVEVDSF9TTUJVUz15CkNPTkZJ R19NT1VTRV9QUzJfU0VOVEVMSUM9eQojIENPTkZJR19NT1VTRV9QUzJfVE9VQ0hLSVQgaXMgbm90 IHNldApDT05GSUdfTU9VU0VfUFMyX0ZPQ0FMVEVDSD15CiMgQ09ORklHX01PVVNFX1BTMl9WTU1P VVNFIGlzIG5vdCBzZXQKQ09ORklHX01PVVNFX1BTMl9TTUJVUz15CkNPTkZJR19NT1VTRV9TRVJJ QUw9bQpDT05GSUdfTU9VU0VfQVBQTEVUT1VDSD1tCkNPTkZJR19NT1VTRV9CQ001OTc0PW0KQ09O RklHX01PVVNFX0NZQVBBPW0KIyBDT05GSUdfTU9VU0VfRUxBTl9JMkMgaXMgbm90IHNldApDT05G SUdfTU9VU0VfVlNYWFhBQT1tCiMgQ09ORklHX01PVVNFX0dQSU8gaXMgbm90IHNldApDT05GSUdf TU9VU0VfU1lOQVBUSUNTX0kyQz1tCkNPTkZJR19NT1VTRV9TWU5BUFRJQ1NfVVNCPW0KIyBDT05G SUdfSU5QVVRfSk9ZU1RJQ0sgaXMgbm90IHNldApDT05GSUdfSU5QVVRfVEFCTEVUPXkKQ09ORklH X1RBQkxFVF9VU0JfQUNFQ0FEPW0KQ09ORklHX1RBQkxFVF9VU0JfQUlQVEVLPW0KQ09ORklHX1RB QkxFVF9VU0JfR1RDTz1tCiMgQ09ORklHX1RBQkxFVF9VU0JfSEFOV0FORyBpcyBub3Qgc2V0CkNP TkZJR19UQUJMRVRfVVNCX0tCVEFCPW0KIyBDT05GSUdfVEFCTEVUX1VTQl9QRUdBU1VTIGlzIG5v dCBzZXQKIyBDT05GSUdfVEFCTEVUX1NFUklBTF9XQUNPTTQgaXMgbm90IHNldApDT05GSUdfSU5Q VVRfVE9VQ0hTQ1JFRU49eQpDT05GSUdfVE9VQ0hTQ1JFRU5fUFJPUEVSVElFUz15CiMgQ09ORklH X1RPVUNIU0NSRUVOX0FEUzc4NDYgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9BRDc4 NzcgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9BRDc4NzkgaXMgbm90IHNldAojIENP TkZJR19UT1VDSFNDUkVFTl9BVE1FTF9NWFQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF Tl9BVU9fUElYQ0lSIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQlUyMTAxMyBpcyBu b3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0JVMjEwMjkgaXMgbm90IHNldAojIENPTkZJR19U T1VDSFNDUkVFTl9DSElQT05FX0lDTjg1MDUgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF Tl9DWThDVE1HMTEwIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ1lUVFNQX0NPUkUg aXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9DWVRUU1A0X0NPUkUgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9EWU5BUFJPIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JF RU5fSEFNUFNISVJFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRUVUSSBpcyBub3Qg c2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0VHQUxBWF9TRVJJQUwgaXMgbm90IHNldAojIENPTkZJ R19UT1VDSFNDUkVFTl9FWEMzMDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRlVK SVRTVSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0dPT0RJWCBpcyBub3Qgc2V0CiMg Q09ORklHX1RPVUNIU0NSRUVOX0hJREVFUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X0lMSTIxMFggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9TNlNZNzYxIGlzIG5vdCBz ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fR1VOWkUgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFND UkVFTl9FS1RGMjEyNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0VMQU4gaXMgbm90 IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9FTE8gaXMgbm90IHNldApDT05GSUdfVE9VQ0hTQ1JF RU5fV0FDT01fVzgwMDE9bQpDT05GSUdfVE9VQ0hTQ1JFRU5fV0FDT01fSTJDPW0KIyBDT05GSUdf VE9VQ0hTQ1JFRU5fTUFYMTE4MDEgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9NQ1M1 MDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fTU1TMTE0IGlzIG5vdCBzZXQKIyBD T05GSUdfVE9VQ0hTQ1JFRU5fTUVMRkFTX01JUDQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFND UkVFTl9NVE9VQ0ggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9JTkVYSU8gaXMgbm90 IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9NSzcxMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNI U0NSRUVOX1BFTk1PVU5UIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRURUX0ZUNVgw NiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RPVUNIUklHSFQgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9UT1VDSFdJTiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NS RUVOX1BJWENJUiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1dEVDg3WFhfSTJDIGlz IG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fV005N1hYIGlzIG5vdCBzZXQKIyBDT05GSUdf VE9VQ0hTQ1JFRU5fVVNCX0NPTVBPU0lURSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X1RPVUNISVQyMTMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9UU0NfU0VSSU8gaXMg bm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9UU0MyMDA0IGlzIG5vdCBzZXQKIyBDT05GSUdf VE9VQ0hTQ1JFRU5fVFNDMjAwNSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RTQzIw MDcgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9STV9UUyBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX1NJTEVBRCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NJ U19JMkMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9TVDEyMzIgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9TVE1GVFMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF Tl9TVVI0MCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NVUkZBQ0UzX1NQSSBpcyBu b3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NYODY1NCBpcyBub3Qgc2V0CiMgQ09ORklHX1RP VUNIU0NSRUVOX1RQUzY1MDdYIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fWkVUNjIy MyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1pGT1JDRSBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX1JPSE1fQlUyMTAyMyBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9NSVND PXkKIyBDT05GSUdfSU5QVVRfQUQ3MTRYIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfQk1BMTUw IGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfRTNYMF9CVVRUT04gaXMgbm90IHNldApDT05GSUdf SU5QVVRfUENTUEtSPW0KIyBDT05GSUdfSU5QVVRfTU1BODQ1MCBpcyBub3Qgc2V0CkNPTkZJR19J TlBVVF9BUEFORUw9bQojIENPTkZJR19JTlBVVF9HUDJBIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5Q VVRfR1BJT19CRUVQRVIgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9HUElPX0RFQ09ERVIgaXMg bm90IHNldApDT05GSUdfSU5QVVRfQVRMQVNfQlROUz1tCkNPTkZJR19JTlBVVF9BVElfUkVNT1RF Mj1tCkNPTkZJR19JTlBVVF9LRVlTUEFOX1JFTU9URT1tCiMgQ09ORklHX0lOUFVUX0tYVEo5IGlz IG5vdCBzZXQKQ09ORklHX0lOUFVUX1BPV0VSTUFURT1tCkNPTkZJR19JTlBVVF9ZRUFMSU5LPW0K Q09ORklHX0lOUFVUX0NNMTA5PW0KQ09ORklHX0lOUFVUX1VJTlBVVD1tCiMgQ09ORklHX0lOUFVU X1BDRjg1NzQgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9QV01fQkVFUEVSIGlzIG5vdCBzZXQK IyBDT05GSUdfSU5QVVRfUFdNX1ZJQlJBIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfR1BJT19S T1RBUllfRU5DT0RFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0FEWEwzNFggaXMgbm90IHNl dAojIENPTkZJR19JTlBVVF9JTVNfUENVIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5QVVRfQ01BMzAw MCBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9YRU5fS0JEREVWX0ZST05URU5EPW0KIyBDT05GSUdf SU5QVVRfSURFQVBBRF9TTElERUJBUiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0RSVjI2MFhf SEFQVElDUyBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0RSVjI2NjVfSEFQVElDUyBpcyBub3Qg c2V0CiMgQ09ORklHX0lOUFVUX0RSVjI2NjdfSEFQVElDUyBpcyBub3Qgc2V0CiMgQ09ORklHX1JN STRfQ09SRSBpcyBub3Qgc2V0CgojCiMgSGFyZHdhcmUgSS9PIHBvcnRzCiMKQ09ORklHX1NFUklP PXkKQ09ORklHX0FSQ0hfTUlHSFRfSEFWRV9QQ19TRVJJTz15CkNPTkZJR19TRVJJT19JODA0Mj15 CkNPTkZJR19TRVJJT19TRVJQT1JUPXkKIyBDT05GSUdfU0VSSU9fQ1Q4MkM3MTAgaXMgbm90IHNl dAojIENPTkZJR19TRVJJT19QQVJLQkQgaXMgbm90IHNldAojIENPTkZJR19TRVJJT19QQ0lQUzIg aXMgbm90IHNldApDT05GSUdfU0VSSU9fTElCUFMyPXkKQ09ORklHX1NFUklPX1JBVz1tCkNPTkZJ R19TRVJJT19BTFRFUkFfUFMyPW0KIyBDT05GSUdfU0VSSU9fUFMyTVVMVCBpcyBub3Qgc2V0CkNP TkZJR19TRVJJT19BUkNfUFMyPW0KIyBDT05GSUdfU0VSSU9fT0xQQ19BUFNQIGlzIG5vdCBzZXQK Q09ORklHX0hZUEVSVl9LRVlCT0FSRD1tCiMgQ09ORklHX1NFUklPX0dQSU9fUFMyIGlzIG5vdCBz ZXQKIyBDT05GSUdfVVNFUklPIGlzIG5vdCBzZXQKIyBDT05GSUdfR0FNRVBPUlQgaXMgbm90IHNl dAoKIwojIENoYXJhY3RlciBkZXZpY2VzCiMKQ09ORklHX1RUWT15CkNPTkZJR19WVD15CkNPTkZJ R19DT05TT0xFX1RSQU5TTEFUSU9OUz15CkNPTkZJR19WVF9DT05TT0xFPXkKQ09ORklHX1ZUX0NP TlNPTEVfU0xFRVA9eQpDT05GSUdfSFdfQ09OU09MRT15CkNPTkZJR19WVF9IV19DT05TT0xFX0JJ TkRJTkc9eQpDT05GSUdfVU5JWDk4X1BUWVM9eQojIENPTkZJR19MRUdBQ1lfUFRZUyBpcyBub3Qg c2V0CkNPTkZJR19TRVJJQUxfTk9OU1RBTkRBUkQ9eQojIENPTkZJR19ST0NLRVRQT1JUIGlzIG5v dCBzZXQKQ09ORklHX0NZQ0xBREVTPW0KIyBDT05GSUdfQ1laX0lOVFIgaXMgbm90IHNldApDT05G SUdfTU9YQV9JTlRFTExJTz1tCkNPTkZJR19NT1hBX1NNQVJUSU89bQpDT05GSUdfU1lOQ0xJTks9 bQpDT05GSUdfU1lOQ0xJTktNUD1tCkNPTkZJR19TWU5DTElOS19HVD1tCkNPTkZJR19OT1pPTUk9 bQojIENPTkZJR19JU0kgaXMgbm90IHNldApDT05GSUdfTl9IRExDPW0KQ09ORklHX05fR1NNPW0K IyBDT05GSUdfVFJBQ0VfU0lOSyBpcyBub3Qgc2V0CkNPTkZJR19ERVZNRU09eQojIENPTkZJR19E RVZLTUVNIGlzIG5vdCBzZXQKCiMKIyBTZXJpYWwgZHJpdmVycwojCkNPTkZJR19TRVJJQUxfRUFS TFlDT049eQpDT05GSUdfU0VSSUFMXzgyNTA9eQojIENPTkZJR19TRVJJQUxfODI1MF9ERVBSRUNB VEVEX09QVElPTlMgaXMgbm90IHNldApDT05GSUdfU0VSSUFMXzgyNTBfUE5QPXkKIyBDT05GSUdf U0VSSUFMXzgyNTBfRklOVEVLIGlzIG5vdCBzZXQKQ09ORklHX1NFUklBTF84MjUwX0NPTlNPTEU9 eQpDT05GSUdfU0VSSUFMXzgyNTBfRE1BPXkKQ09ORklHX1NFUklBTF84MjUwX1BDST15CkNPTkZJ R19TRVJJQUxfODI1MF9FWEFSPXkKQ09ORklHX1NFUklBTF84MjUwX05SX1VBUlRTPTMyCkNPTkZJ R19TRVJJQUxfODI1MF9SVU5USU1FX1VBUlRTPTQKQ09ORklHX1NFUklBTF84MjUwX0VYVEVOREVE PXkKQ09ORklHX1NFUklBTF84MjUwX01BTllfUE9SVFM9eQpDT05GSUdfU0VSSUFMXzgyNTBfU0hB UkVfSVJRPXkKIyBDT05GSUdfU0VSSUFMXzgyNTBfREVURUNUX0lSUSBpcyBub3Qgc2V0CkNPTkZJ R19TRVJJQUxfODI1MF9SU0E9eQpDT05GSUdfU0VSSUFMXzgyNTBfRFc9eQojIENPTkZJR19TRVJJ QUxfODI1MF9SVDI4OFggaXMgbm90IHNldApDT05GSUdfU0VSSUFMXzgyNTBfTFBTUz15CkNPTkZJ R19TRVJJQUxfODI1MF9NSUQ9eQojIENPTkZJR19TRVJJQUxfODI1MF9NT1hBIGlzIG5vdCBzZXQK CiMKIyBOb24tODI1MCBzZXJpYWwgcG9ydCBzdXBwb3J0CiMKIyBDT05GSUdfU0VSSUFMX01BWDMx MDAgaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfTUFYMzEwWCBpcyBub3Qgc2V0CiMgQ09ORklH X1NFUklBTF9VQVJUTElURSBpcyBub3Qgc2V0CkNPTkZJR19TRVJJQUxfQ09SRT15CkNPTkZJR19T RVJJQUxfQ09SRV9DT05TT0xFPXkKQ09ORklHX1NFUklBTF9KU009bQojIENPTkZJR19TRVJJQUxf U0NDTlhQIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX1NDMTZJUzdYWCBpcyBub3Qgc2V0CiMg Q09ORklHX1NFUklBTF9BTFRFUkFfSlRBR1VBUlQgaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxf QUxURVJBX1VBUlQgaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfSUZYNlg2MCBpcyBub3Qgc2V0 CkNPTkZJR19TRVJJQUxfQVJDPW0KQ09ORklHX1NFUklBTF9BUkNfTlJfUE9SVFM9MQojIENPTkZJ R19TRVJJQUxfUlAyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX0ZTTF9MUFVBUlQgaXMgbm90 IHNldAojIENPTkZJR19TRVJJQUxfREVWX0JVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RUWV9QUklO VEsgaXMgbm90IHNldApDT05GSUdfUFJJTlRFUj1tCiMgQ09ORklHX0xQX0NPTlNPTEUgaXMgbm90 IHNldApDT05GSUdfUFBERVY9bQpDT05GSUdfSFZDX0RSSVZFUj15CkNPTkZJR19IVkNfSVJRPXkK Q09ORklHX0hWQ19YRU49eQpDT05GSUdfSFZDX1hFTl9GUk9OVEVORD15CkNPTkZJR19WSVJUSU9f Q09OU09MRT15CkNPTkZJR19JUE1JX0hBTkRMRVI9bQpDT05GSUdfSVBNSV9ETUlfREVDT0RFPXkK IyBDT05GSUdfSVBNSV9QQU5JQ19FVkVOVCBpcyBub3Qgc2V0CkNPTkZJR19JUE1JX0RFVklDRV9J TlRFUkZBQ0U9bQpDT05GSUdfSVBNSV9TST1tCiMgQ09ORklHX0lQTUlfU1NJRiBpcyBub3Qgc2V0 CkNPTkZJR19JUE1JX1dBVENIRE9HPW0KQ09ORklHX0lQTUlfUE9XRVJPRkY9bQpDT05GSUdfSFdf UkFORE9NPXkKQ09ORklHX0hXX1JBTkRPTV9USU1FUklPTUVNPW0KQ09ORklHX0hXX1JBTkRPTV9J TlRFTD1tCkNPTkZJR19IV19SQU5ET01fQU1EPW0KQ09ORklHX0hXX1JBTkRPTV9WSUE9bQpDT05G SUdfSFdfUkFORE9NX1ZJUlRJTz15CkNPTkZJR19OVlJBTT15CiMgQ09ORklHX1IzOTY0IGlzIG5v dCBzZXQKIyBDT05GSUdfQVBQTElDT00gaXMgbm90IHNldAojIENPTkZJR19NV0FWRSBpcyBub3Qg c2V0CkNPTkZJR19SQVdfRFJJVkVSPXkKQ09ORklHX01BWF9SQVdfREVWUz04MTkyCkNPTkZJR19I UEVUPXkKQ09ORklHX0hQRVRfTU1BUD15CiMgQ09ORklHX0hQRVRfTU1BUF9ERUZBVUxUIGlzIG5v dCBzZXQKQ09ORklHX0hBTkdDSEVDS19USU1FUj1tCkNPTkZJR19VVl9NTVRJTUVSPW0KQ09ORklH X1RDR19UUE09eQpDT05GSUdfSFdfUkFORE9NX1RQTT15CkNPTkZJR19UQ0dfVElTX0NPUkU9eQpD T05GSUdfVENHX1RJUz15CiMgQ09ORklHX1RDR19USVNfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdf VENHX1RJU19JMkNfQVRNRUwgaXMgbm90IHNldAojIENPTkZJR19UQ0dfVElTX0kyQ19JTkZJTkVP TiBpcyBub3Qgc2V0CiMgQ09ORklHX1RDR19USVNfSTJDX05VVk9UT04gaXMgbm90IHNldApDT05G SUdfVENHX05TQz1tCkNPTkZJR19UQ0dfQVRNRUw9bQpDT05GSUdfVENHX0lORklORU9OPW0KIyBD T05GSUdfVENHX1hFTiBpcyBub3Qgc2V0CkNPTkZJR19UQ0dfQ1JCPXkKIyBDT05GSUdfVENHX1ZU UE1fUFJPWFkgaXMgbm90IHNldAojIENPTkZJR19UQ0dfVElTX1NUMzNaUDI0X0kyQyBpcyBub3Qg c2V0CiMgQ09ORklHX1RDR19USVNfU1QzM1pQMjRfU1BJIGlzIG5vdCBzZXQKQ09ORklHX1RFTENM T0NLPW0KQ09ORklHX0RFVlBPUlQ9eQojIENPTkZJR19YSUxMWUJVUyBpcyBub3Qgc2V0CiMgQ09O RklHX1JBTkRPTV9UUlVTVF9DUFUgaXMgbm90IHNldAoKIwojIEkyQyBzdXBwb3J0CiMKQ09ORklH X0kyQz15CkNPTkZJR19BQ1BJX0kyQ19PUFJFR0lPTj15CkNPTkZJR19JMkNfQk9BUkRJTkZPPXkK Q09ORklHX0kyQ19DT01QQVQ9eQpDT05GSUdfSTJDX0NIQVJERVY9bQpDT05GSUdfSTJDX01VWD1t CgojCiMgTXVsdGlwbGV4ZXIgSTJDIENoaXAgc3VwcG9ydAojCiMgQ09ORklHX0kyQ19NVVhfR1BJ TyBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhfTFRDNDMwNiBpcyBub3Qgc2V0CiMgQ09ORklH X0kyQ19NVVhfUENBOTU0MSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhfUENBOTU0eCBpcyBu b3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhfUkVHIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VWF9N TFhDUExEIGlzIG5vdCBzZXQKQ09ORklHX0kyQ19IRUxQRVJfQVVUTz15CkNPTkZJR19JMkNfU01C VVM9eQpDT05GSUdfSTJDX0FMR09CSVQ9eQpDT05GSUdfSTJDX0FMR09QQ0E9bQoKIwojIEkyQyBI YXJkd2FyZSBCdXMgc3VwcG9ydAojCgojCiMgUEMgU01CdXMgaG9zdCBjb250cm9sbGVyIGRyaXZl cnMKIwojIENPTkZJR19JMkNfQUxJMTUzNSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19BTEkxNTYz IGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0FMSTE1WDMgaXMgbm90IHNldApDT05GSUdfSTJDX0FN RDc1Nj1tCkNPTkZJR19JMkNfQU1ENzU2X1M0ODgyPW0KQ09ORklHX0kyQ19BTUQ4MTExPW0KQ09O RklHX0kyQ19JODAxPXkKQ09ORklHX0kyQ19JU0NIPW0KQ09ORklHX0kyQ19JU01UPW0KQ09ORklH X0kyQ19QSUlYND1tCkNPTkZJR19JMkNfTkZPUkNFMj1tCkNPTkZJR19JMkNfTkZPUkNFMl9TNDk4 NT1tCiMgQ09ORklHX0kyQ19OVklESUFfR1BVIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1NJUzU1 OTUgaXMgbm90IHNldAojIENPTkZJR19JMkNfU0lTNjMwIGlzIG5vdCBzZXQKQ09ORklHX0kyQ19T SVM5Nlg9bQpDT05GSUdfSTJDX1ZJQT1tCkNPTkZJR19JMkNfVklBUFJPPW0KCiMKIyBBQ1BJIGRy aXZlcnMKIwpDT05GSUdfSTJDX1NDTUk9bQoKIwojIEkyQyBzeXN0ZW0gYnVzIGRyaXZlcnMgKG1v c3RseSBlbWJlZGRlZCAvIHN5c3RlbS1vbi1jaGlwKQojCiMgQ09ORklHX0kyQ19DQlVTX0dQSU8g aXMgbm90IHNldApDT05GSUdfSTJDX0RFU0lHTldBUkVfQ09SRT1tCkNPTkZJR19JMkNfREVTSUdO V0FSRV9QTEFURk9STT1tCiMgQ09ORklHX0kyQ19ERVNJR05XQVJFX1NMQVZFIGlzIG5vdCBzZXQK Q09ORklHX0kyQ19ERVNJR05XQVJFX1BDST1tCiMgQ09ORklHX0kyQ19ERVNJR05XQVJFX0JBWVRS QUlMIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0VNRVYyIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJD X0dQSU8gaXMgbm90IHNldAojIENPTkZJR19JMkNfT0NPUkVTIGlzIG5vdCBzZXQKQ09ORklHX0ky Q19QQ0FfUExBVEZPUk09bQpDT05GSUdfSTJDX1NJTVRFQz1tCiMgQ09ORklHX0kyQ19YSUxJTlgg aXMgbm90IHNldAoKIwojIEV4dGVybmFsIEkyQy9TTUJ1cyBhZGFwdGVyIGRyaXZlcnMKIwpDT05G SUdfSTJDX0RJT0xBTl9VMkM9bQpDT05GSUdfSTJDX1BBUlBPUlQ9bQpDT05GSUdfSTJDX1BBUlBP UlRfTElHSFQ9bQojIENPTkZJR19JMkNfUk9CT1RGVVpaX09TSUYgaXMgbm90IHNldAojIENPTkZJ R19JMkNfVEFPU19FVk0gaXMgbm90IHNldApDT05GSUdfSTJDX1RJTllfVVNCPW0KQ09ORklHX0ky Q19WSVBFUkJPQVJEPW0KCiMKIyBPdGhlciBJMkMvU01CdXMgYnVzIGRyaXZlcnMKIwojIENPTkZJ R19JMkNfTUxYQ1BMRCBpcyBub3Qgc2V0CkNPTkZJR19JMkNfU1RVQj1tCiMgQ09ORklHX0kyQ19T TEFWRSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19ERUJVR19DT1JFIGlzIG5vdCBzZXQKIyBDT05G SUdfSTJDX0RFQlVHX0FMR08gaXMgbm90IHNldAojIENPTkZJR19JMkNfREVCVUdfQlVTIGlzIG5v dCBzZXQKIyBDT05GSUdfSTNDIGlzIG5vdCBzZXQKQ09ORklHX1NQST15CiMgQ09ORklHX1NQSV9E RUJVRyBpcyBub3Qgc2V0CkNPTkZJR19TUElfTUFTVEVSPXkKIyBDT05GSUdfU1BJX01FTSBpcyBu b3Qgc2V0CgojCiMgU1BJIE1hc3RlciBDb250cm9sbGVyIERyaXZlcnMKIwojIENPTkZJR19TUElf QUxURVJBIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX0FYSV9TUElfRU5HSU5FIGlzIG5vdCBzZXQK IyBDT05GSUdfU1BJX0JJVEJBTkcgaXMgbm90IHNldAojIENPTkZJR19TUElfQlVUVEVSRkxZIGlz IG5vdCBzZXQKIyBDT05GSUdfU1BJX0NBREVOQ0UgaXMgbm90IHNldApDT05GSUdfU1BJX0RFU0lH TldBUkU9bQojIENPTkZJR19TUElfRFdfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX0RXX01N SU8gaXMgbm90IHNldAojIENPTkZJR19TUElfR1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9M TTcwX0xMUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9PQ19USU5ZIGlzIG5vdCBzZXQKQ09ORklH X1NQSV9QWEEyWFg9bQpDT05GSUdfU1BJX1BYQTJYWF9QQ0k9bQojIENPTkZJR19TUElfUk9DS0NI SVAgaXMgbm90IHNldAojIENPTkZJR19TUElfU0MxOElTNjAyIGlzIG5vdCBzZXQKIyBDT05GSUdf U1BJX01YSUMgaXMgbm90IHNldAojIENPTkZJR19TUElfWENPTU0gaXMgbm90IHNldAojIENPTkZJ R19TUElfWElMSU5YIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1pZTlFNUF9HUVNQSSBpcyBub3Qg c2V0CgojCiMgU1BJIFByb3RvY29sIE1hc3RlcnMKIwojIENPTkZJR19TUElfU1BJREVWIGlzIG5v dCBzZXQKIyBDT05GSUdfU1BJX0xPT1BCQUNLX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19TUElf VExFNjJYMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9TTEFWRSBpcyBub3Qgc2V0CiMgQ09ORklH X1NQTUkgaXMgbm90IHNldAojIENPTkZJR19IU0kgaXMgbm90IHNldApDT05GSUdfUFBTPXkKIyBD T05GSUdfUFBTX0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBQUFMgY2xpZW50cyBzdXBwb3J0CiMKIyBD T05GSUdfUFBTX0NMSUVOVF9LVElNRVIgaXMgbm90IHNldApDT05GSUdfUFBTX0NMSUVOVF9MRElT Qz1tCkNPTkZJR19QUFNfQ0xJRU5UX1BBUlBPUlQ9bQpDT05GSUdfUFBTX0NMSUVOVF9HUElPPW0K CiMKIyBQUFMgZ2VuZXJhdG9ycyBzdXBwb3J0CiMKCiMKIyBQVFAgY2xvY2sgc3VwcG9ydAojCkNP TkZJR19QVFBfMTU4OF9DTE9DSz15CkNPTkZJR19EUDgzNjQwX1BIWT1tCkNPTkZJR19QVFBfMTU4 OF9DTE9DS19LVk09eQpDT05GSUdfUElOQ1RSTD15CkNPTkZJR19QSU5NVVg9eQpDT05GSUdfUElO Q09ORj15CkNPTkZJR19HRU5FUklDX1BJTkNPTkY9eQojIENPTkZJR19ERUJVR19QSU5DVFJMIGlz IG5vdCBzZXQKIyBDT05GSUdfUElOQ1RSTF9BTUQgaXMgbm90IHNldAojIENPTkZJR19QSU5DVFJM X01DUDIzUzA4IGlzIG5vdCBzZXQKIyBDT05GSUdfUElOQ1RSTF9TWDE1MFggaXMgbm90IHNldApD T05GSUdfUElOQ1RSTF9CQVlUUkFJTD15CiMgQ09ORklHX1BJTkNUUkxfQ0hFUlJZVklFVyBpcyBu b3Qgc2V0CiMgQ09ORklHX1BJTkNUUkxfQlJPWFRPTiBpcyBub3Qgc2V0CiMgQ09ORklHX1BJTkNU UkxfQ0FOTk9OTEFLRSBpcyBub3Qgc2V0CiMgQ09ORklHX1BJTkNUUkxfQ0VEQVJGT1JLIGlzIG5v dCBzZXQKIyBDT05GSUdfUElOQ1RSTF9ERU5WRVJUT04gaXMgbm90IHNldAojIENPTkZJR19QSU5D VFJMX0dFTUlOSUxBS0UgaXMgbm90IHNldAojIENPTkZJR19QSU5DVFJMX0lDRUxBS0UgaXMgbm90 IHNldAojIENPTkZJR19QSU5DVFJMX0xFV0lTQlVSRyBpcyBub3Qgc2V0CiMgQ09ORklHX1BJTkNU UkxfU1VOUklTRVBPSU5UIGlzIG5vdCBzZXQKQ09ORklHX0dQSU9MSUI9eQpDT05GSUdfR1BJT0xJ Ql9GQVNUUEFUSF9MSU1JVD01MTIKQ09ORklHX0dQSU9fQUNQST15CkNPTkZJR19HUElPTElCX0lS UUNISVA9eQojIENPTkZJR19ERUJVR19HUElPIGlzIG5vdCBzZXQKQ09ORklHX0dQSU9fU1lTRlM9 eQoKIwojIE1lbW9yeSBtYXBwZWQgR1BJTyBkcml2ZXJzCiMKIyBDT05GSUdfR1BJT19BTURQVCBp cyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fRFdBUEIgaXMgbm90IHNldAojIENPTkZJR19HUElPX0VY QVIgaXMgbm90IHNldAojIENPTkZJR19HUElPX0dFTkVSSUNfUExBVEZPUk0gaXMgbm90IHNldAoj IENPTkZJR19HUElPX0lDSCBpcyBub3Qgc2V0CkNPTkZJR19HUElPX0xZTlhQT0lOVD1tCiMgQ09O RklHX0dQSU9fTUI4NlM3WCBpcyBub3Qgc2V0CkNPTkZJR19HUElPX01PQ0tVUD15CiMgQ09ORklH X0dQSU9fVlg4NTUgaXMgbm90IHNldAoKIwojIFBvcnQtbWFwcGVkIEkvTyBHUElPIGRyaXZlcnMK IwojIENPTkZJR19HUElPX0Y3MTg4WCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fSVQ4NyBpcyBu b3Qgc2V0CiMgQ09ORklHX0dQSU9fU0NIIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19TQ0gzMTFY IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19XSU5CT05EIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJ T19XUzE2QzQ4IGlzIG5vdCBzZXQKCiMKIyBJMkMgR1BJTyBleHBhbmRlcnMKIwojIENPTkZJR19H UElPX0FEUDU1ODggaXMgbm90IHNldAojIENPTkZJR19HUElPX01BWDczMDAgaXMgbm90IHNldAoj IENPTkZJR19HUElPX01BWDczMlggaXMgbm90IHNldAojIENPTkZJR19HUElPX1BDQTk1M1ggaXMg bm90IHNldAojIENPTkZJR19HUElPX1BDRjg1N1ggaXMgbm90IHNldAojIENPTkZJR19HUElPX1RQ SUMyODEwIGlzIG5vdCBzZXQKCiMKIyBNRkQgR1BJTyBleHBhbmRlcnMKIwoKIwojIFBDSSBHUElP IGV4cGFuZGVycwojCiMgQ09ORklHX0dQSU9fQU1EODExMSBpcyBub3Qgc2V0CiMgQ09ORklHX0dQ SU9fTUxfSU9IIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19QQ0lfSURJT18xNiBpcyBub3Qgc2V0 CiMgQ09ORklHX0dQSU9fUENJRV9JRElPXzI0IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19SREMz MjFYIGlzIG5vdCBzZXQKCiMKIyBTUEkgR1BJTyBleHBhbmRlcnMKIwojIENPTkZJR19HUElPX01B WDMxOTFYIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19NQVg3MzAxIGlzIG5vdCBzZXQKIyBDT05G SUdfR1BJT19NQzMzODgwIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19QSVNPU1IgaXMgbm90IHNl dAojIENPTkZJR19HUElPX1hSQTE0MDMgaXMgbm90IHNldAoKIwojIFVTQiBHUElPIGV4cGFuZGVy cwojCiMgQ09ORklHX0dQSU9fVklQRVJCT0FSRCBpcyBub3Qgc2V0CiMgQ09ORklHX1cxIGlzIG5v dCBzZXQKIyBDT05GSUdfUE9XRVJfQVZTIGlzIG5vdCBzZXQKQ09ORklHX1BPV0VSX1JFU0VUPXkK IyBDT05GSUdfUE9XRVJfUkVTRVRfUkVTVEFSVCBpcyBub3Qgc2V0CkNPTkZJR19QT1dFUl9TVVBQ TFk9eQojIENPTkZJR19QT1dFUl9TVVBQTFlfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19QREFf UE9XRVIgaXMgbm90IHNldAojIENPTkZJR19URVNUX1BPV0VSIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0hBUkdFUl9BRFA1MDYxIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFUVEVSWV9EUzI3ODAgaXMgbm90 IHNldAojIENPTkZJR19CQVRURVJZX0RTMjc4MSBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllf RFMyNzgyIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFUVEVSWV9TQlMgaXMgbm90IHNldAojIENPTkZJ R19DSEFSR0VSX1NCUyBpcyBub3Qgc2V0CiMgQ09ORklHX01BTkFHRVJfU0JTIGlzIG5vdCBzZXQK IyBDT05GSUdfQkFUVEVSWV9CUTI3WFhYIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFUVEVSWV9NQVgx NzA0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfTUFYMTcwNDIgaXMgbm90IHNldAojIENP TkZJR19DSEFSR0VSX0lTUDE3MDQgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX01BWDg5MDMg aXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0xQODcyNyBpcyBub3Qgc2V0CiMgQ09ORklHX0NI QVJHRVJfR1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfTFRDMzY1MSBpcyBub3Qgc2V0 CiMgQ09ORklHX0NIQVJHRVJfQlEyNDE1WCBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQlEy NDE5MCBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQlEyNDI1NyBpcyBub3Qgc2V0CiMgQ09O RklHX0NIQVJHRVJfQlEyNDczNSBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQlEyNTg5MCBp cyBub3Qgc2V0CkNPTkZJR19DSEFSR0VSX1NNQjM0Nz1tCiMgQ09ORklHX0JBVFRFUllfR0FVR0Vf TFRDMjk0MSBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfUlQ5NDU1IGlzIG5vdCBzZXQKQ09O RklHX0hXTU9OPXkKQ09ORklHX0hXTU9OX1ZJRD1tCiMgQ09ORklHX0hXTU9OX0RFQlVHX0NISVAg aXMgbm90IHNldAoKIwojIE5hdGl2ZSBkcml2ZXJzCiMKQ09ORklHX1NFTlNPUlNfQUJJVFVHVVJV PW0KQ09ORklHX1NFTlNPUlNfQUJJVFVHVVJVMz1tCiMgQ09ORklHX1NFTlNPUlNfQUQ3MzE0IGlz IG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQUQ3NDE0PW0KQ09ORklHX1NFTlNPUlNfQUQ3NDE4PW0K Q09ORklHX1NFTlNPUlNfQURNMTAyMT1tCkNPTkZJR19TRU5TT1JTX0FETTEwMjU9bQpDT05GSUdf U0VOU09SU19BRE0xMDI2PW0KQ09ORklHX1NFTlNPUlNfQURNMTAyOT1tCkNPTkZJR19TRU5TT1JT X0FETTEwMzE9bQpDT05GSUdfU0VOU09SU19BRE05MjQwPW0KQ09ORklHX1NFTlNPUlNfQURUN1gx MD1tCiMgQ09ORklHX1NFTlNPUlNfQURUNzMxMCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FE VDc0MTA9bQpDT05GSUdfU0VOU09SU19BRFQ3NDExPW0KQ09ORklHX1NFTlNPUlNfQURUNzQ2Mj1t CkNPTkZJR19TRU5TT1JTX0FEVDc0NzA9bQpDT05GSUdfU0VOU09SU19BRFQ3NDc1PW0KQ09ORklH X1NFTlNPUlNfQVNDNzYyMT1tCkNPTkZJR19TRU5TT1JTX0s4VEVNUD1tCkNPTkZJR19TRU5TT1JT X0sxMFRFTVA9bQpDT05GSUdfU0VOU09SU19GQU0xNUhfUE9XRVI9bQpDT05GSUdfU0VOU09SU19B UFBMRVNNQz1tCkNPTkZJR19TRU5TT1JTX0FTQjEwMD1tCiMgQ09ORklHX1NFTlNPUlNfQVNQRUVE IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfQVRYUDE9bQpDT05GSUdfU0VOU09SU19EUzYyMD1t CkNPTkZJR19TRU5TT1JTX0RTMTYyMT1tCkNPTkZJR19TRU5TT1JTX0RFTExfU01NPW0KQ09ORklH X1NFTlNPUlNfSTVLX0FNQj1tCkNPTkZJR19TRU5TT1JTX0Y3MTgwNUY9bQpDT05GSUdfU0VOU09S U19GNzE4ODJGRz1tCkNPTkZJR19TRU5TT1JTX0Y3NTM3NVM9bQpDT05GSUdfU0VOU09SU19GU0NI TUQ9bQojIENPTkZJR19TRU5TT1JTX0ZUU1RFVVRBVEVTIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNP UlNfR0w1MThTTT1tCkNPTkZJR19TRU5TT1JTX0dMNTIwU009bQpDT05GSUdfU0VOU09SU19HNzYw QT1tCiMgQ09ORklHX1NFTlNPUlNfRzc2MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSElI NjEzMCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0lCTUFFTT1tCkNPTkZJR19TRU5TT1JTX0lC TVBFWD1tCiMgQ09ORklHX1NFTlNPUlNfSTU1MDAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19D T1JFVEVNUD1tCkNPTkZJR19TRU5TT1JTX0lUODc9bQojIENPTkZJR19TRU5TT1JTX0pDNDIgaXMg bm90IHNldAojIENPTkZJR19TRU5TT1JTX1BPV1IxMjIwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNP UlNfTElORUFHRT1tCiMgQ09ORklHX1NFTlNPUlNfTFRDMjk0NSBpcyBub3Qgc2V0CiMgQ09ORklH X1NFTlNPUlNfTFRDMjk5MCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0xUQzQxNTE9bQpDT05G SUdfU0VOU09SU19MVEM0MjE1PW0KIyBDT05GSUdfU0VOU09SU19MVEM0MjIyIGlzIG5vdCBzZXQK Q09ORklHX1NFTlNPUlNfTFRDNDI0NT1tCiMgQ09ORklHX1NFTlNPUlNfTFRDNDI2MCBpcyBub3Qg c2V0CkNPTkZJR19TRU5TT1JTX0xUQzQyNjE9bQojIENPTkZJR19TRU5TT1JTX01BWDExMTEgaXMg bm90IHNldApDT05GSUdfU0VOU09SU19NQVgxNjA2NT1tCkNPTkZJR19TRU5TT1JTX01BWDE2MTk9 bQpDT05GSUdfU0VOU09SU19NQVgxNjY4PW0KQ09ORklHX1NFTlNPUlNfTUFYMTk3PW0KIyBDT05G SUdfU0VOU09SU19NQVgzMTcyMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTUFYNjYyMSBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDY2Mzk9bQpDT05GSUdfU0VOU09SU19NQVg2NjQy PW0KQ09ORklHX1NFTlNPUlNfTUFYNjY1MD1tCkNPTkZJR19TRU5TT1JTX01BWDY2OTc9bQojIENP TkZJR19TRU5TT1JTX01BWDMxNzkwIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTUNQMzAyMT1t CiMgQ09ORklHX1NFTlNPUlNfVEM2NTQgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0FEQ1hY IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTE02Mz1tCiMgQ09ORklHX1NFTlNPUlNfTE03MCBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0xNNzM9bQpDT05GSUdfU0VOU09SU19MTTc1PW0KQ09O RklHX1NFTlNPUlNfTE03Nz1tCkNPTkZJR19TRU5TT1JTX0xNNzg9bQpDT05GSUdfU0VOU09SU19M TTgwPW0KQ09ORklHX1NFTlNPUlNfTE04Mz1tCkNPTkZJR19TRU5TT1JTX0xNODU9bQpDT05GSUdf U0VOU09SU19MTTg3PW0KQ09ORklHX1NFTlNPUlNfTE05MD1tCkNPTkZJR19TRU5TT1JTX0xNOTI9 bQpDT05GSUdfU0VOU09SU19MTTkzPW0KQ09ORklHX1NFTlNPUlNfTE05NTIzND1tCkNPTkZJR19T RU5TT1JTX0xNOTUyNDE9bQpDT05GSUdfU0VOU09SU19MTTk1MjQ1PW0KQ09ORklHX1NFTlNPUlNf UEM4NzM2MD1tCkNPTkZJR19TRU5TT1JTX1BDODc0Mjc9bQpDT05GSUdfU0VOU09SU19OVENfVEhF Uk1JU1RPUj1tCiMgQ09ORklHX1NFTlNPUlNfTkNUNjY4MyBpcyBub3Qgc2V0CkNPTkZJR19TRU5T T1JTX05DVDY3NzU9bQojIENPTkZJR19TRU5TT1JTX05DVDc4MDIgaXMgbm90IHNldAojIENPTkZJ R19TRU5TT1JTX05DVDc5MDQgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX05QQ003WFggaXMg bm90IHNldAojIENPTkZJR19TRU5TT1JTX09DQ19QOF9JMkMgaXMgbm90IHNldApDT05GSUdfU0VO U09SU19QQ0Y4NTkxPW0KQ09ORklHX1BNQlVTPW0KQ09ORklHX1NFTlNPUlNfUE1CVVM9bQpDT05G SUdfU0VOU09SU19BRE0xMjc1PW0KIyBDT05GSUdfU0VOU09SU19JQk1fQ0ZGUFMgaXMgbm90IHNl dAojIENPTkZJR19TRU5TT1JTX0lSMzUyMjEgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19MTTI1 MDY2PW0KQ09ORklHX1NFTlNPUlNfTFRDMjk3OD1tCiMgQ09ORklHX1NFTlNPUlNfTFRDMzgxNSBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01BWDE2MDY0PW0KIyBDT05GSUdfU0VOU09SU19NQVgy MDc1MSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfTUFYMzE3ODUgaXMgbm90IHNldApDT05G SUdfU0VOU09SU19NQVgzNDQ0MD1tCkNPTkZJR19TRU5TT1JTX01BWDg2ODg9bQojIENPTkZJR19T RU5TT1JTX1RQUzQwNDIyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UUFM1MzY3OSBpcyBu b3Qgc2V0CkNPTkZJR19TRU5TT1JTX1VDRDkwMDA9bQpDT05GSUdfU0VOU09SU19VQ0Q5MjAwPW0K Q09ORklHX1NFTlNPUlNfWkw2MTAwPW0KIyBDT05GSUdfU0VOU09SU19TSFQxNSBpcyBub3Qgc2V0 CkNPTkZJR19TRU5TT1JTX1NIVDIxPW0KIyBDT05GSUdfU0VOU09SU19TSFQzeCBpcyBub3Qgc2V0 CiMgQ09ORklHX1NFTlNPUlNfU0hUQzEgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19TSVM1NTk1 PW0KQ09ORklHX1NFTlNPUlNfRE1FMTczNz1tCkNPTkZJR19TRU5TT1JTX0VNQzE0MDM9bQojIENP TkZJR19TRU5TT1JTX0VNQzIxMDMgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19FTUM2VzIwMT1t CkNPTkZJR19TRU5TT1JTX1NNU0M0N00xPW0KQ09ORklHX1NFTlNPUlNfU01TQzQ3TTE5Mj1tCkNP TkZJR19TRU5TT1JTX1NNU0M0N0IzOTc9bQpDT05GSUdfU0VOU09SU19TQ0g1NlhYX0NPTU1PTj1t CkNPTkZJR19TRU5TT1JTX1NDSDU2Mjc9bQpDT05GSUdfU0VOU09SU19TQ0g1NjM2PW0KIyBDT05G SUdfU0VOU09SU19TVFRTNzUxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19TTU02NjUgaXMg bm90IHNldAojIENPTkZJR19TRU5TT1JTX0FEQzEyOEQ4MTggaXMgbm90IHNldApDT05GSUdfU0VO U09SU19BRFMxMDE1PW0KQ09ORklHX1NFTlNPUlNfQURTNzgyOD1tCiMgQ09ORklHX1NFTlNPUlNf QURTNzg3MSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FNQzY4MjE9bQpDT05GSUdfU0VOU09S U19JTkEyMDk9bQpDT05GSUdfU0VOU09SU19JTkEyWFg9bQojIENPTkZJR19TRU5TT1JTX0lOQTMy MjEgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX1RDNzQgaXMgbm90IHNldApDT05GSUdfU0VO U09SU19USE1DNTA9bQpDT05GSUdfU0VOU09SU19UTVAxMDI9bQojIENPTkZJR19TRU5TT1JTX1RN UDEwMyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVE1QMTA4IGlzIG5vdCBzZXQKQ09ORklH X1NFTlNPUlNfVE1QNDAxPW0KQ09ORklHX1NFTlNPUlNfVE1QNDIxPW0KQ09ORklHX1NFTlNPUlNf VklBX0NQVVRFTVA9bQpDT05GSUdfU0VOU09SU19WSUE2ODZBPW0KQ09ORklHX1NFTlNPUlNfVlQx MjExPW0KQ09ORklHX1NFTlNPUlNfVlQ4MjMxPW0KIyBDT05GSUdfU0VOU09SU19XODM3NzNHIGlz IG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfVzgzNzgxRD1tCkNPTkZJR19TRU5TT1JTX1c4Mzc5MUQ9 bQpDT05GSUdfU0VOU09SU19XODM3OTJEPW0KQ09ORklHX1NFTlNPUlNfVzgzNzkzPW0KQ09ORklH X1NFTlNPUlNfVzgzNzk1PW0KIyBDT05GSUdfU0VOU09SU19XODM3OTVfRkFOQ1RSTCBpcyBub3Qg c2V0CkNPTkZJR19TRU5TT1JTX1c4M0w3ODVUUz1tCkNPTkZJR19TRU5TT1JTX1c4M0w3ODZORz1t CkNPTkZJR19TRU5TT1JTX1c4MzYyN0hGPW0KQ09ORklHX1NFTlNPUlNfVzgzNjI3RUhGPW0KIyBD T05GSUdfU0VOU09SU19YR0VORSBpcyBub3Qgc2V0CgojCiMgQUNQSSBkcml2ZXJzCiMKQ09ORklH X1NFTlNPUlNfQUNQSV9QT1dFUj1tCkNPTkZJR19TRU5TT1JTX0FUSzAxMTA9bQpDT05GSUdfVEhF Uk1BTD15CiMgQ09ORklHX1RIRVJNQUxfU1RBVElTVElDUyBpcyBub3Qgc2V0CkNPTkZJR19USEVS TUFMX0VNRVJHRU5DWV9QT1dFUk9GRl9ERUxBWV9NUz0wCkNPTkZJR19USEVSTUFMX0hXTU9OPXkK Q09ORklHX1RIRVJNQUxfV1JJVEFCTEVfVFJJUFM9eQpDT05GSUdfVEhFUk1BTF9ERUZBVUxUX0dP Vl9TVEVQX1dJU0U9eQojIENPTkZJR19USEVSTUFMX0RFRkFVTFRfR09WX0ZBSVJfU0hBUkUgaXMg bm90IHNldAojIENPTkZJR19USEVSTUFMX0RFRkFVTFRfR09WX1VTRVJfU1BBQ0UgaXMgbm90IHNl dAojIENPTkZJR19USEVSTUFMX0RFRkFVTFRfR09WX1BPV0VSX0FMTE9DQVRPUiBpcyBub3Qgc2V0 CkNPTkZJR19USEVSTUFMX0dPVl9GQUlSX1NIQVJFPXkKQ09ORklHX1RIRVJNQUxfR09WX1NURVBf V0lTRT15CkNPTkZJR19USEVSTUFMX0dPVl9CQU5HX0JBTkc9eQpDT05GSUdfVEhFUk1BTF9HT1Zf VVNFUl9TUEFDRT15CiMgQ09ORklHX1RIRVJNQUxfR09WX1BPV0VSX0FMTE9DQVRPUiBpcyBub3Qg c2V0CiMgQ09ORklHX0NMT0NLX1RIRVJNQUwgaXMgbm90IHNldAojIENPTkZJR19ERVZGUkVRX1RI RVJNQUwgaXMgbm90IHNldAojIENPTkZJR19USEVSTUFMX0VNVUxBVElPTiBpcyBub3Qgc2V0Cgoj CiMgSW50ZWwgdGhlcm1hbCBkcml2ZXJzCiMKQ09ORklHX0lOVEVMX1BPV0VSQ0xBTVA9bQpDT05G SUdfWDg2X1BLR19URU1QX1RIRVJNQUw9bQojIENPTkZJR19JTlRFTF9TT0NfRFRTX1RIRVJNQUwg aXMgbm90IHNldAoKIwojIEFDUEkgSU5UMzQwWCB0aGVybWFsIGRyaXZlcnMKIwojIENPTkZJR19J TlQzNDBYX1RIRVJNQUwgaXMgbm90IHNldApDT05GSUdfSU5URUxfUENIX1RIRVJNQUw9bQpDT05G SUdfV0FUQ0hET0c9eQpDT05GSUdfV0FUQ0hET0dfQ09SRT15CiMgQ09ORklHX1dBVENIRE9HX05P V0FZT1VUIGlzIG5vdCBzZXQKQ09ORklHX1dBVENIRE9HX0hBTkRMRV9CT09UX0VOQUJMRUQ9eQoj IENPTkZJR19XQVRDSERPR19TWVNGUyBpcyBub3Qgc2V0CgojCiMgV2F0Y2hkb2cgRGV2aWNlIERy aXZlcnMKIwpDT05GSUdfU09GVF9XQVRDSERPRz1tCkNPTkZJR19XREFUX1dEVD1tCiMgQ09ORklH X1hJTElOWF9XQVRDSERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX1pJSVJBVkVfV0FUQ0hET0cgaXMg bm90IHNldAojIENPTkZJR19DQURFTkNFX1dBVENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdfRFdf V0FUQ0hET0cgaXMgbm90IHNldAojIENPTkZJR19NQVg2M1hYX1dBVENIRE9HIGlzIG5vdCBzZXQK IyBDT05GSUdfQUNRVUlSRV9XRFQgaXMgbm90IHNldAojIENPTkZJR19BRFZBTlRFQ0hfV0RUIGlz IG5vdCBzZXQKQ09ORklHX0FMSU0xNTM1X1dEVD1tCkNPTkZJR19BTElNNzEwMV9XRFQ9bQojIENP TkZJR19FQkNfQzM4NF9XRFQgaXMgbm90IHNldApDT05GSUdfRjcxODA4RV9XRFQ9bQpDT05GSUdf U1A1MTAwX1RDTz1tCkNPTkZJR19TQkNfRklUUEMyX1dBVENIRE9HPW0KIyBDT05GSUdfRVVST1RF Q0hfV0RUIGlzIG5vdCBzZXQKQ09ORklHX0lCNzAwX1dEVD1tCkNPTkZJR19JQk1BU1I9bQojIENP TkZJR19XQUZFUl9XRFQgaXMgbm90IHNldApDT05GSUdfSTYzMDBFU0JfV0RUPXkKQ09ORklHX0lF NlhYX1dEVD1tCkNPTkZJR19JVENPX1dEVD15CkNPTkZJR19JVENPX1ZFTkRPUl9TVVBQT1JUPXkK Q09ORklHX0lUODcxMkZfV0RUPW0KQ09ORklHX0lUODdfV0RUPW0KQ09ORklHX0hQX1dBVENIRE9H PW0KQ09ORklHX0hQV0RUX05NSV9ERUNPRElORz15CiMgQ09ORklHX1NDMTIwMF9XRFQgaXMgbm90 IHNldAojIENPTkZJR19QQzg3NDEzX1dEVCBpcyBub3Qgc2V0CkNPTkZJR19OVl9UQ089bQojIENP TkZJR182MFhYX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVTVfV0RUIGlzIG5vdCBzZXQKQ09O RklHX1NNU0NfU0NIMzExWF9XRFQ9bQojIENPTkZJR19TTVNDMzdCNzg3X1dEVCBpcyBub3Qgc2V0 CiMgQ09ORklHX1RRTVg4Nl9XRFQgaXMgbm90IHNldApDT05GSUdfVklBX1dEVD1tCkNPTkZJR19X ODM2MjdIRl9XRFQ9bQpDT05GSUdfVzgzODc3Rl9XRFQ9bQpDT05GSUdfVzgzOTc3Rl9XRFQ9bQpD T05GSUdfTUFDSFpfV0RUPW0KIyBDT05GSUdfU0JDX0VQWF9DM19XQVRDSERPRyBpcyBub3Qgc2V0 CiMgQ09ORklHX0lOVEVMX01FSV9XRFQgaXMgbm90IHNldAojIENPTkZJR19OSTkwM1hfV0RUIGlz IG5vdCBzZXQKIyBDT05GSUdfTklDNzAxOF9XRFQgaXMgbm90IHNldAojIENPTkZJR19NRU5fQTIx X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19YRU5fV0RUPW0KCiMKIyBQQ0ktYmFzZWQgV2F0Y2hkb2cg Q2FyZHMKIwpDT05GSUdfUENJUENXQVRDSERPRz1tCkNPTkZJR19XRFRQQ0k9bQoKIwojIFVTQi1i YXNlZCBXYXRjaGRvZyBDYXJkcwojCkNPTkZJR19VU0JQQ1dBVENIRE9HPW0KCiMKIyBXYXRjaGRv ZyBQcmV0aW1lb3V0IEdvdmVybm9ycwojCiMgQ09ORklHX1dBVENIRE9HX1BSRVRJTUVPVVRfR09W IGlzIG5vdCBzZXQKQ09ORklHX1NTQl9QT1NTSUJMRT15CkNPTkZJR19TU0I9bQpDT05GSUdfU1NC X1NQUk9NPXkKQ09ORklHX1NTQl9QQ0lIT1NUX1BPU1NJQkxFPXkKQ09ORklHX1NTQl9QQ0lIT1NU PXkKQ09ORklHX1NTQl9TRElPSE9TVF9QT1NTSUJMRT15CkNPTkZJR19TU0JfU0RJT0hPU1Q9eQpD T05GSUdfU1NCX0RSSVZFUl9QQ0lDT1JFX1BPU1NJQkxFPXkKQ09ORklHX1NTQl9EUklWRVJfUENJ Q09SRT15CiMgQ09ORklHX1NTQl9EUklWRVJfR1BJTyBpcyBub3Qgc2V0CkNPTkZJR19CQ01BX1BP U1NJQkxFPXkKQ09ORklHX0JDTUE9bQpDT05GSUdfQkNNQV9IT1NUX1BDSV9QT1NTSUJMRT15CkNP TkZJR19CQ01BX0hPU1RfUENJPXkKIyBDT05GSUdfQkNNQV9IT1NUX1NPQyBpcyBub3Qgc2V0CkNP TkZJR19CQ01BX0RSSVZFUl9QQ0k9eQpDT05GSUdfQkNNQV9EUklWRVJfR01BQ19DTU49eQojIENP TkZJR19CQ01BX0RSSVZFUl9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfQkNNQV9ERUJVRyBpcyBu b3Qgc2V0CgojCiMgTXVsdGlmdW5jdGlvbiBkZXZpY2UgZHJpdmVycwojCkNPTkZJR19NRkRfQ09S RT15CiMgQ09ORklHX01GRF9BUzM3MTEgaXMgbm90IHNldAojIENPTkZJR19QTUlDX0FEUDU1MjAg aXMgbm90IHNldAojIENPTkZJR19NRkRfQUFUMjg3MF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEX0FUOTFfVVNBUlQgaXMgbm90IHNldAojIENPTkZJR19NRkRfQkNNNTkwWFggaXMgbm90IHNl dAojIENPTkZJR19NRkRfQkQ5NTcxTVdWIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0FYUDIwWF9J MkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfQ1JPU19FQyBpcyBub3Qgc2V0CiMgQ09ORklHX01G RF9NQURFUkEgaXMgbm90IHNldAojIENPTkZJR19QTUlDX0RBOTAzWCBpcyBub3Qgc2V0CiMgQ09O RklHX01GRF9EQTkwNTJfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTA1Ml9JMkMgaXMg bm90IHNldAojIENPTkZJR19NRkRfREE5MDU1IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTA2 MiBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNjMgaXMgbm90IHNldAojIENPTkZJR19NRkRf REE5MTUwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RMTjIgaXMgbm90IHNldAojIENPTkZJR19N RkRfTUMxM1hYWF9TUEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUMxM1hYWF9JMkMgaXMgbm90 IHNldAojIENPTkZJR19IVENfUEFTSUMzIGlzIG5vdCBzZXQKIyBDT05GSUdfSFRDX0kyQ1BMRCBp cyBub3Qgc2V0CiMgQ09ORklHX01GRF9JTlRFTF9RVUFSS19JMkNfR1BJTyBpcyBub3Qgc2V0CkNP TkZJR19MUENfSUNIPXkKQ09ORklHX0xQQ19TQ0g9bQojIENPTkZJR19JTlRFTF9TT0NfUE1JQyBp cyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1NPQ19QTUlDX0NIVFdDIGlzIG5vdCBzZXQKIyBDT05G SUdfSU5URUxfU09DX1BNSUNfQ0hURENfVEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfSU5URUxf TFBTU19BQ1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0lOVEVMX0xQU1NfUENJIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX0pBTlpfQ01PRElPIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0tFTVBM RCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF84OFBNODAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE Xzg4UE04MDUgaXMgbm90IHNldAojIENPTkZJR19NRkRfODhQTTg2MFggaXMgbm90IHNldAojIENP TkZJR19NRkRfTUFYMTQ1NzcgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFYNzc2OTMgaXMgbm90 IHNldAojIENPTkZJR19NRkRfTUFYNzc4NDMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFYODkw NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTI1IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE X01BWDg5OTcgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFYODk5OCBpcyBub3Qgc2V0CiMgQ09O RklHX01GRF9NVDYzOTcgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUVORjIxQk1DIGlzIG5vdCBz ZXQKIyBDT05GSUdfRVpYX1BDQVAgaXMgbm90IHNldApDT05GSUdfTUZEX1ZJUEVSQk9BUkQ9bQoj IENPTkZJR19NRkRfUkVUVSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9QQ0Y1MDYzMyBpcyBub3Qg c2V0CiMgQ09ORklHX1VDQjE0MDBfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9SREMzMjFY IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1JUNTAzMyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9S QzVUNTgzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1NFQ19DT1JFIGlzIG5vdCBzZXQKIyBDT05G SUdfTUZEX1NJNDc2WF9DT1JFIGlzIG5vdCBzZXQKQ09ORklHX01GRF9TTTUwMT1tCiMgQ09ORklH X01GRF9TTTUwMV9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1NLWTgxNDUyIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX1NNU0MgaXMgbm90IHNldAojIENPTkZJR19BQlg1MDBfQ09SRSBpcyBu b3Qgc2V0CiMgQ09ORklHX01GRF9TWVNDT04gaXMgbm90IHNldAojIENPTkZJR19NRkRfVElfQU0z MzVYX1RTQ0FEQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9MUDM5NDMgaXMgbm90IHNldAojIENP TkZJR19NRkRfTFA4Nzg4IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RJX0xNVSBpcyBub3Qgc2V0 CiMgQ09ORklHX01GRF9QQUxNQVMgaXMgbm90IHNldAojIENPTkZJR19UUFM2MTA1WCBpcyBub3Qg c2V0CiMgQ09ORklHX1RQUzY1MDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfVFBTNjUwN1ggaXMgbm90 IHNldAojIENPTkZJR19NRkRfVFBTNjUwODYgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTNjUw OTAgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTNjg0NzAgaXMgbm90IHNldAojIENPTkZJR19N RkRfVElfTFA4NzNYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1ODZYIGlzIG5vdCBzZXQK IyBDT05GSUdfTUZEX1RQUzY1OTEwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1OTEyX0ky QyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9UUFM2NTkxMl9TUEkgaXMgbm90IHNldAojIENPTkZJ R19NRkRfVFBTODAwMzEgaXMgbm90IHNldAojIENPTkZJR19UV0w0MDMwX0NPUkUgaXMgbm90IHNl dAojIENPTkZJR19UV0w2MDQwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfV0wxMjczX0NP UkUgaXMgbm90IHNldAojIENPTkZJR19NRkRfTE0zNTMzIGlzIG5vdCBzZXQKQ09ORklHX01GRF9W WDg1NT1tCiMgQ09ORklHX01GRF9BUklaT05BX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9B UklaT05BX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTTg0MDAgaXMgbm90IHNldAojIENP TkZJR19NRkRfV004MzFYX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTTgzMVhfU1BJIGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX1dNODM1MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRf V004OTk0IGlzIG5vdCBzZXQKIyBDT05GSUdfUkVHVUxBVE9SIGlzIG5vdCBzZXQKQ09ORklHX1JD X0NPUkU9bQpDT05GSUdfUkNfTUFQPW0KIyBDT05GSUdfTElSQyBpcyBub3Qgc2V0CkNPTkZJR19S Q19ERUNPREVSUz15CkNPTkZJR19JUl9ORUNfREVDT0RFUj1tCkNPTkZJR19JUl9SQzVfREVDT0RF Uj1tCkNPTkZJR19JUl9SQzZfREVDT0RFUj1tCkNPTkZJR19JUl9KVkNfREVDT0RFUj1tCkNPTkZJ R19JUl9TT05ZX0RFQ09ERVI9bQpDT05GSUdfSVJfU0FOWU9fREVDT0RFUj1tCkNPTkZJR19JUl9T SEFSUF9ERUNPREVSPW0KQ09ORklHX0lSX01DRV9LQkRfREVDT0RFUj1tCkNPTkZJR19JUl9YTVBf REVDT0RFUj1tCiMgQ09ORklHX0lSX0lNT05fREVDT0RFUiBpcyBub3Qgc2V0CkNPTkZJR19SQ19E RVZJQ0VTPXkKQ09ORklHX1JDX0FUSV9SRU1PVEU9bQpDT05GSUdfSVJfRU5FPW0KQ09ORklHX0lS X0lNT049bQojIENPTkZJR19JUl9JTU9OX1JBVyBpcyBub3Qgc2V0CkNPTkZJR19JUl9NQ0VVU0I9 bQpDT05GSUdfSVJfSVRFX0NJUj1tCkNPTkZJR19JUl9GSU5URUs9bQpDT05GSUdfSVJfTlVWT1RP Tj1tCkNPTkZJR19JUl9SRURSQVQzPW0KQ09ORklHX0lSX1NUUkVBTVpBUD1tCkNPTkZJR19JUl9X SU5CT05EX0NJUj1tCiMgQ09ORklHX0lSX0lHT1JQTFVHVVNCIGlzIG5vdCBzZXQKQ09ORklHX0lS X0lHVUFOQT1tCkNPTkZJR19JUl9UVFVTQklSPW0KQ09ORklHX1JDX0xPT1BCQUNLPW0KIyBDT05G SUdfSVJfU0VSSUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfSVJfU0lSIGlzIG5vdCBzZXQKIyBDT05G SUdfUkNfWEJPWF9EVkQgaXMgbm90IHNldApDT05GSUdfTUVESUFfU1VQUE9SVD1tCgojCiMgTXVs dGltZWRpYSBjb3JlIHN1cHBvcnQKIwpDT05GSUdfTUVESUFfQ0FNRVJBX1NVUFBPUlQ9eQpDT05G SUdfTUVESUFfQU5BTE9HX1RWX1NVUFBPUlQ9eQpDT05GSUdfTUVESUFfRElHSVRBTF9UVl9TVVBQ T1JUPXkKQ09ORklHX01FRElBX1JBRElPX1NVUFBPUlQ9eQojIENPTkZJR19NRURJQV9TRFJfU1VQ UE9SVCBpcyBub3Qgc2V0CiMgQ09ORklHX01FRElBX0NFQ19TVVBQT1JUIGlzIG5vdCBzZXQKIyBD T05GSUdfTUVESUFfQ09OVFJPTExFUiBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19ERVY9bQpDT05G SUdfVklERU9fVjRMMj1tCiMgQ09ORklHX1ZJREVPX0FEVl9ERUJVRyBpcyBub3Qgc2V0CiMgQ09O RklHX1ZJREVPX0ZJWEVEX01JTk9SX1JBTkdFUyBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19UVU5F Uj1tCkNPTkZJR19WSURFT0JVRl9HRU49bQpDT05GSUdfVklERU9CVUZfRE1BX1NHPW0KQ09ORklH X1ZJREVPQlVGX1ZNQUxMT0M9bQpDT05GSUdfRFZCX0NPUkU9bQojIENPTkZJR19EVkJfTU1BUCBp cyBub3Qgc2V0CkNPTkZJR19EVkJfTkVUPXkKQ09ORklHX1RUUENJX0VFUFJPTT1tCkNPTkZJR19E VkJfTUFYX0FEQVBURVJTPTgKQ09ORklHX0RWQl9EWU5BTUlDX01JTk9SUz15CiMgQ09ORklHX0RW Ql9ERU1VWF9TRUNUSU9OX0xPU1NfTE9HIGlzIG5vdCBzZXQKIyBDT05GSUdfRFZCX1VMRV9ERUJV RyBpcyBub3Qgc2V0CgojCiMgTWVkaWEgZHJpdmVycwojCkNPTkZJR19NRURJQV9VU0JfU1VQUE9S VD15CgojCiMgV2ViY2FtIGRldmljZXMKIwpDT05GSUdfVVNCX1ZJREVPX0NMQVNTPW0KQ09ORklH X1VTQl9WSURFT19DTEFTU19JTlBVVF9FVkRFVj15CkNPTkZJR19VU0JfR1NQQ0E9bQpDT05GSUdf VVNCX001NjAyPW0KQ09ORklHX1VTQl9TVFYwNlhYPW0KQ09ORklHX1VTQl9HTDg2MD1tCkNPTkZJ R19VU0JfR1NQQ0FfQkVOUT1tCkNPTkZJR19VU0JfR1NQQ0FfQ09ORVg9bQpDT05GSUdfVVNCX0dT UENBX0NQSUExPW0KIyBDT05GSUdfVVNCX0dTUENBX0RUQ1MwMzMgaXMgbm90IHNldApDT05GSUdf VVNCX0dTUENBX0VUT01TPW0KQ09ORklHX1VTQl9HU1BDQV9GSU5FUElYPW0KQ09ORklHX1VTQl9H U1BDQV9KRUlMSU5KPW0KQ09ORklHX1VTQl9HU1BDQV9KTDIwMDVCQ0Q9bQojIENPTkZJR19VU0Jf R1NQQ0FfS0lORUNUIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9HU1BDQV9LT05JQ0E9bQpDT05GSUdf VVNCX0dTUENBX01BUlM9bQpDT05GSUdfVVNCX0dTUENBX01SOTczMTBBPW0KQ09ORklHX1VTQl9H U1BDQV9OVzgwWD1tCkNPTkZJR19VU0JfR1NQQ0FfT1Y1MTk9bQpDT05GSUdfVVNCX0dTUENBX09W NTM0PW0KQ09ORklHX1VTQl9HU1BDQV9PVjUzNF85PW0KQ09ORklHX1VTQl9HU1BDQV9QQUMyMDc9 bQpDT05GSUdfVVNCX0dTUENBX1BBQzczMDI9bQpDT05GSUdfVVNCX0dTUENBX1BBQzczMTE9bQpD T05GSUdfVVNCX0dTUENBX1NFNDAxPW0KQ09ORklHX1VTQl9HU1BDQV9TTjlDMjAyOD1tCkNPTkZJ R19VU0JfR1NQQ0FfU045QzIwWD1tCkNPTkZJR19VU0JfR1NQQ0FfU09OSVhCPW0KQ09ORklHX1VT Ql9HU1BDQV9TT05JWEo9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDA9bQpDT05GSUdfVVNCX0dT UENBX1NQQ0E1MDE9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDU9bQpDT05GSUdfVVNCX0dTUENB X1NQQ0E1MDY9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0E1MDg9bQpDT05GSUdfVVNCX0dTUENBX1NQ Q0E1NjE9bQpDT05GSUdfVVNCX0dTUENBX1NQQ0ExNTI4PW0KQ09ORklHX1VTQl9HU1BDQV9TUTkw NT1tCkNPTkZJR19VU0JfR1NQQ0FfU1E5MDVDPW0KQ09ORklHX1VTQl9HU1BDQV9TUTkzMFg9bQpD T05GSUdfVVNCX0dTUENBX1NUSzAxND1tCiMgQ09ORklHX1VTQl9HU1BDQV9TVEsxMTM1IGlzIG5v dCBzZXQKQ09ORklHX1VTQl9HU1BDQV9TVFYwNjgwPW0KQ09ORklHX1VTQl9HU1BDQV9TVU5QTFVT PW0KQ09ORklHX1VTQl9HU1BDQV9UNjEzPW0KQ09ORklHX1VTQl9HU1BDQV9UT1BSTz1tCiMgQ09O RklHX1VTQl9HU1BDQV9UT1VQVEVLIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9HU1BDQV9UVjg1MzI9 bQpDT05GSUdfVVNCX0dTUENBX1ZDMDMyWD1tCkNPTkZJR19VU0JfR1NQQ0FfVklDQU09bQpDT05G SUdfVVNCX0dTUENBX1hJUkxJTktfQ0lUPW0KQ09ORklHX1VTQl9HU1BDQV9aQzNYWD1tCkNPTkZJ R19VU0JfUFdDPW0KIyBDT05GSUdfVVNCX1BXQ19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19VU0Jf UFdDX0lOUFVUX0VWREVWPXkKIyBDT05GSUdfVklERU9fQ1BJQTIgaXMgbm90IHNldApDT05GSUdf VVNCX1pSMzY0WFg9bQpDT05GSUdfVVNCX1NUS1dFQkNBTT1tCkNPTkZJR19VU0JfUzIyNTU9bQoj IENPTkZJR19WSURFT19VU0JUViBpcyBub3Qgc2V0CgojCiMgQW5hbG9nIFRWIFVTQiBkZXZpY2Vz CiMKQ09ORklHX1ZJREVPX1BWUlVTQjI9bQpDT05GSUdfVklERU9fUFZSVVNCMl9TWVNGUz15CkNP TkZJR19WSURFT19QVlJVU0IyX0RWQj15CiMgQ09ORklHX1ZJREVPX1BWUlVTQjJfREVCVUdJRkMg aXMgbm90IHNldApDT05GSUdfVklERU9fSERQVlI9bQpDT05GSUdfVklERU9fVVNCVklTSU9OPW0K IyBDT05GSUdfVklERU9fU1RLMTE2MF9DT01NT04gaXMgbm90IHNldAojIENPTkZJR19WSURFT19H TzcwMDcgaXMgbm90IHNldAoKIwojIEFuYWxvZy9kaWdpdGFsIFRWIFVTQiBkZXZpY2VzCiMKQ09O RklHX1ZJREVPX0FVMDgyOD1tCkNPTkZJR19WSURFT19BVTA4MjhfVjRMMj15CiMgQ09ORklHX1ZJ REVPX0FVMDgyOF9SQyBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19DWDIzMVhYPW0KQ09ORklHX1ZJ REVPX0NYMjMxWFhfUkM9eQpDT05GSUdfVklERU9fQ1gyMzFYWF9BTFNBPW0KQ09ORklHX1ZJREVP X0NYMjMxWFhfRFZCPW0KQ09ORklHX1ZJREVPX1RNNjAwMD1tCkNPTkZJR19WSURFT19UTTYwMDBf QUxTQT1tCkNPTkZJR19WSURFT19UTTYwMDBfRFZCPW0KCiMKIyBEaWdpdGFsIFRWIFVTQiBkZXZp Y2VzCiMKQ09ORklHX0RWQl9VU0I9bQojIENPTkZJR19EVkJfVVNCX0RFQlVHIGlzIG5vdCBzZXQK Q09ORklHX0RWQl9VU0JfRElCMzAwME1DPW0KQ09ORklHX0RWQl9VU0JfQTgwMD1tCkNPTkZJR19E VkJfVVNCX0RJQlVTQl9NQj1tCiMgQ09ORklHX0RWQl9VU0JfRElCVVNCX01CX0ZBVUxUWSBpcyBu b3Qgc2V0CkNPTkZJR19EVkJfVVNCX0RJQlVTQl9NQz1tCkNPTkZJR19EVkJfVVNCX0RJQjA3MDA9 bQpDT05GSUdfRFZCX1VTQl9VTVRfMDEwPW0KQ09ORklHX0RWQl9VU0JfQ1hVU0I9bQpDT05GSUdf RFZCX1VTQl9NOTIwWD1tCkNPTkZJR19EVkJfVVNCX0RJR0lUVj1tCkNPTkZJR19EVkJfVVNCX1ZQ NzA0NT1tCkNPTkZJR19EVkJfVVNCX1ZQNzAyWD1tCkNPTkZJR19EVkJfVVNCX0dQOFBTSz1tCkNP TkZJR19EVkJfVVNCX05PVkFfVF9VU0IyPW0KQ09ORklHX0RWQl9VU0JfVFRVU0IyPW0KQ09ORklH X0RWQl9VU0JfRFRUMjAwVT1tCkNPTkZJR19EVkJfVVNCX09QRVJBMT1tCkNPTkZJR19EVkJfVVNC X0FGOTAwNT1tCkNPTkZJR19EVkJfVVNCX0FGOTAwNV9SRU1PVEU9bQpDT05GSUdfRFZCX1VTQl9Q Q1RWNDUyRT1tCkNPTkZJR19EVkJfVVNCX0RXMjEwMj1tCkNPTkZJR19EVkJfVVNCX0NJTkVSR1lf VDI9bQpDT05GSUdfRFZCX1VTQl9EVFY1MTAwPW0KQ09ORklHX0RWQl9VU0JfQVo2MDI3PW0KQ09O RklHX0RWQl9VU0JfVEVDSE5JU0FUX1VTQjI9bQpDT05GSUdfRFZCX1VTQl9WMj1tCkNPTkZJR19E VkJfVVNCX0FGOTAxNT1tCkNPTkZJR19EVkJfVVNCX0FGOTAzNT1tCkNPTkZJR19EVkJfVVNCX0FO WVNFRT1tCkNPTkZJR19EVkJfVVNCX0FVNjYxMD1tCkNPTkZJR19EVkJfVVNCX0FaNjAwNz1tCkNP TkZJR19EVkJfVVNCX0NFNjIzMD1tCkNPTkZJR19EVkJfVVNCX0VDMTY4PW0KQ09ORklHX0RWQl9V U0JfR0w4NjE9bQpDT05GSUdfRFZCX1VTQl9MTUUyNTEwPW0KQ09ORklHX0RWQl9VU0JfTVhMMTEx U0Y9bQpDT05GSUdfRFZCX1VTQl9SVEwyOFhYVT1tCiMgQ09ORklHX0RWQl9VU0JfRFZCU0tZIGlz IG5vdCBzZXQKIyBDT05GSUdfRFZCX1VTQl9aRDEzMDEgaXMgbm90IHNldApDT05GSUdfRFZCX1RU VVNCX0JVREdFVD1tCkNPTkZJR19EVkJfVFRVU0JfREVDPW0KQ09ORklHX1NNU19VU0JfRFJWPW0K Q09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfVVNCPW0KIyBDT05GSUdfRFZCX0IyQzJfRkxFWENPUF9V U0JfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19EVkJfQVMxMDIgaXMgbm90IHNldAoKIwojIFdl YmNhbSwgVFYgKGFuYWxvZy9kaWdpdGFsKSBVU0IgZGV2aWNlcwojCkNPTkZJR19WSURFT19FTTI4 WFg9bQojIENPTkZJR19WSURFT19FTTI4WFhfVjRMMiBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19F TTI4WFhfQUxTQT1tCkNPTkZJR19WSURFT19FTTI4WFhfRFZCPW0KQ09ORklHX1ZJREVPX0VNMjhY WF9SQz1tCkNPTkZJR19NRURJQV9QQ0lfU1VQUE9SVD15CgojCiMgTWVkaWEgY2FwdHVyZSBzdXBw b3J0CiMKIyBDT05GSUdfVklERU9fTUVZRSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1NPTE82 WDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fVFc1ODY0IGlzIG5vdCBzZXQKIyBDT05GSUdf VklERU9fVFc2OCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RXNjg2WCBpcyBub3Qgc2V0Cgoj CiMgTWVkaWEgY2FwdHVyZS9hbmFsb2cgVFYgc3VwcG9ydAojCkNPTkZJR19WSURFT19JVlRWPW0K IyBDT05GSUdfVklERU9fSVZUVl9ERVBSRUNBVEVEX0lPQ1RMUyBpcyBub3Qgc2V0CiMgQ09ORklH X1ZJREVPX0lWVFZfQUxTQSBpcyBub3Qgc2V0CkNPTkZJR19WSURFT19GQl9JVlRWPW0KIyBDT05G SUdfVklERU9fSEVYSVVNX0dFTUlOSSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0hFWElVTV9P UklPTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX01YQiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJ REVPX0RUMzE1NSBpcyBub3Qgc2V0CgojCiMgTWVkaWEgY2FwdHVyZS9hbmFsb2cvaHlicmlkIFRW IHN1cHBvcnQKIwpDT05GSUdfVklERU9fQ1gxOD1tCkNPTkZJR19WSURFT19DWDE4X0FMU0E9bQpD T05GSUdfVklERU9fQ1gyMzg4NT1tCkNPTkZJR19NRURJQV9BTFRFUkFfQ0k9bQojIENPTkZJR19W SURFT19DWDI1ODIxIGlzIG5vdCBzZXQKQ09ORklHX1ZJREVPX0NYODg9bQpDT05GSUdfVklERU9f Q1g4OF9BTFNBPW0KQ09ORklHX1ZJREVPX0NYODhfQkxBQ0tCSVJEPW0KQ09ORklHX1ZJREVPX0NY ODhfRFZCPW0KQ09ORklHX1ZJREVPX0NYODhfRU5BQkxFX1ZQMzA1ND15CkNPTkZJR19WSURFT19D WDg4X1ZQMzA1ND1tCkNPTkZJR19WSURFT19DWDg4X01QRUc9bQpDT05GSUdfVklERU9fQlQ4NDg9 bQpDT05GSUdfRFZCX0JUOFhYPW0KQ09ORklHX1ZJREVPX1NBQTcxMzQ9bQpDT05GSUdfVklERU9f U0FBNzEzNF9BTFNBPW0KQ09ORklHX1ZJREVPX1NBQTcxMzRfUkM9eQpDT05GSUdfVklERU9fU0FB NzEzNF9EVkI9bQpDT05GSUdfVklERU9fU0FBNzE2ND1tCgojCiMgTWVkaWEgZGlnaXRhbCBUViBQ Q0kgQWRhcHRlcnMKIwpDT05GSUdfRFZCX0FWNzExMF9JUj15CkNPTkZJR19EVkJfQVY3MTEwPW0K Q09ORklHX0RWQl9BVjcxMTBfT1NEPXkKQ09ORklHX0RWQl9CVURHRVRfQ09SRT1tCkNPTkZJR19E VkJfQlVER0VUPW0KQ09ORklHX0RWQl9CVURHRVRfQ0k9bQpDT05GSUdfRFZCX0JVREdFVF9BVj1t CkNPTkZJR19EVkJfQlVER0VUX1BBVENIPW0KQ09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfUENJPW0K IyBDT05GSUdfRFZCX0IyQzJfRkxFWENPUF9QQ0lfREVCVUcgaXMgbm90IHNldApDT05GSUdfRFZC X1BMVVRPMj1tCkNPTkZJR19EVkJfRE0xMTA1PW0KQ09ORklHX0RWQl9QVDE9bQojIENPTkZJR19E VkJfUFQzIGlzIG5vdCBzZXQKQ09ORklHX01BTlRJU19DT1JFPW0KQ09ORklHX0RWQl9NQU5USVM9 bQpDT05GSUdfRFZCX0hPUFBFUj1tCkNPTkZJR19EVkJfTkdFTkU9bQpDT05GSUdfRFZCX0REQlJJ REdFPW0KIyBDT05GSUdfRFZCX0REQlJJREdFX01TSUVOQUJMRSBpcyBub3Qgc2V0CiMgQ09ORklH X0RWQl9TTUlQQ0lFIGlzIG5vdCBzZXQKIyBDT05GSUdfRFZCX05FVFVQX1VOSURWQiBpcyBub3Qg c2V0CiMgQ09ORklHX1Y0TF9QTEFURk9STV9EUklWRVJTIGlzIG5vdCBzZXQKIyBDT05GSUdfVjRM X01FTTJNRU1fRFJJVkVSUyBpcyBub3Qgc2V0CiMgQ09ORklHX1Y0TF9URVNUX0RSSVZFUlMgaXMg bm90IHNldAojIENPTkZJR19EVkJfUExBVEZPUk1fRFJJVkVSUyBpcyBub3Qgc2V0CgojCiMgU3Vw cG9ydGVkIE1NQy9TRElPIGFkYXB0ZXJzCiMKQ09ORklHX1NNU19TRElPX0RSVj1tCkNPTkZJR19S QURJT19BREFQVEVSUz15CkNPTkZJR19SQURJT19URUE1NzVYPW0KIyBDT05GSUdfUkFESU9fU0k0 NzBYIGlzIG5vdCBzZXQKIyBDT05GSUdfUkFESU9fU0k0NzEzIGlzIG5vdCBzZXQKIyBDT05GSUdf VVNCX01SODAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0RTQlIgaXMgbm90IHNldAojIENPTkZJ R19SQURJT19NQVhJUkFESU8gaXMgbm90IHNldAojIENPTkZJR19SQURJT19TSEFSSyBpcyBub3Qg c2V0CiMgQ09ORklHX1JBRElPX1NIQVJLMiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9LRUVORSBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9SQVJFTU9OTyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9N QTkwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1RFQTU3NjQgaXMgbm90IHNldAojIENPTkZJ R19SQURJT19TQUE3NzA2SCBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1RFRjY4NjIgaXMgbm90 IHNldAojIENPTkZJR19SQURJT19XTDEyNzMgaXMgbm90IHNldAoKIwojIFRleGFzIEluc3RydW1l bnRzIFdMMTI4eCBGTSBkcml2ZXIgKFNUIGJhc2VkKQojCgojCiMgU3VwcG9ydGVkIEZpcmVXaXJl IChJRUVFIDEzOTQpIEFkYXB0ZXJzCiMKQ09ORklHX0RWQl9GSVJFRFRWPW0KQ09ORklHX0RWQl9G SVJFRFRWX0lOUFVUPXkKQ09ORklHX01FRElBX0NPTU1PTl9PUFRJT05TPXkKCiMKIyBjb21tb24g ZHJpdmVyIG9wdGlvbnMKIwpDT05GSUdfVklERU9fQ1gyMzQxWD1tCkNPTkZJR19WSURFT19UVkVF UFJPTT1tCkNPTkZJR19DWVBSRVNTX0ZJUk1XQVJFPW0KQ09ORklHX1ZJREVPQlVGMl9DT1JFPW0K Q09ORklHX1ZJREVPQlVGMl9WNEwyPW0KQ09ORklHX1ZJREVPQlVGMl9NRU1PUFM9bQpDT05GSUdf VklERU9CVUYyX1ZNQUxMT0M9bQpDT05GSUdfVklERU9CVUYyX0RNQV9TRz1tCkNPTkZJR19WSURF T0JVRjJfRFZCPW0KQ09ORklHX0RWQl9CMkMyX0ZMRVhDT1A9bQpDT05GSUdfVklERU9fU0FBNzE0 Nj1tCkNPTkZJR19WSURFT19TQUE3MTQ2X1ZWPW0KQ09ORklHX1NNU19TSUFOT19NRFRWPW0KQ09O RklHX1NNU19TSUFOT19SQz15CiMgQ09ORklHX1NNU19TSUFOT19ERUJVR0ZTIGlzIG5vdCBzZXQK CiMKIyBNZWRpYSBhbmNpbGxhcnkgZHJpdmVycyAodHVuZXJzLCBzZW5zb3JzLCBpMmMsIHNwaSwg ZnJvbnRlbmRzKQojCkNPTkZJR19NRURJQV9TVUJEUlZfQVVUT1NFTEVDVD15CkNPTkZJR19NRURJ QV9BVFRBQ0g9eQpDT05GSUdfVklERU9fSVJfSTJDPW0KCiMKIyBBdWRpbyBkZWNvZGVycywgcHJv Y2Vzc29ycyBhbmQgbWl4ZXJzCiMKQ09ORklHX1ZJREVPX1RWQVVESU89bQpDT05GSUdfVklERU9f VERBNzQzMj1tCkNPTkZJR19WSURFT19NU1AzNDAwPW0KQ09ORklHX1ZJREVPX0NTMzMwOD1tCkNP TkZJR19WSURFT19DUzUzNDU9bQpDT05GSUdfVklERU9fQ1M1M0wzMkE9bQpDT05GSUdfVklERU9f V004Nzc1PW0KQ09ORklHX1ZJREVPX1dNODczOT1tCkNPTkZJR19WSURFT19WUDI3U01QWD1tCgoj CiMgUkRTIGRlY29kZXJzCiMKQ09ORklHX1ZJREVPX1NBQTY1ODg9bQoKIwojIFZpZGVvIGRlY29k ZXJzCiMKQ09ORklHX1ZJREVPX1NBQTcxMVg9bQoKIwojIFZpZGVvIGFuZCBhdWRpbyBkZWNvZGVy cwojCkNPTkZJR19WSURFT19TQUE3MTdYPW0KQ09ORklHX1ZJREVPX0NYMjU4NDA9bQoKIwojIFZp ZGVvIGVuY29kZXJzCiMKQ09ORklHX1ZJREVPX1NBQTcxMjc9bQoKIwojIENhbWVyYSBzZW5zb3Ig ZGV2aWNlcwojCgojCiMgRmxhc2ggZGV2aWNlcwojCgojCiMgVmlkZW8gaW1wcm92ZW1lbnQgY2hp cHMKIwpDT05GSUdfVklERU9fVVBENjQwMzFBPW0KQ09ORklHX1ZJREVPX1VQRDY0MDgzPW0KCiMK IyBBdWRpby9WaWRlbyBjb21wcmVzc2lvbiBjaGlwcwojCkNPTkZJR19WSURFT19TQUE2NzUySFM9 bQoKIwojIFNEUiB0dW5lciBjaGlwcwojCgojCiMgTWlzY2VsbGFuZW91cyBoZWxwZXIgY2hpcHMK IwpDT05GSUdfVklERU9fTTUyNzkwPW0KCiMKIyBTZW5zb3JzIHVzZWQgb24gc29jX2NhbWVyYSBk cml2ZXIKIwoKIwojIE1lZGlhIFNQSSBBZGFwdGVycwojCiMgQ09ORklHX0NYRDI4ODBfU1BJX0RS ViBpcyBub3Qgc2V0CkNPTkZJR19NRURJQV9UVU5FUj1tCkNPTkZJR19NRURJQV9UVU5FUl9TSU1Q TEU9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyNTA9bQpDT05GSUdfTUVESUFfVFVORVJfVERB ODI5MD1tCkNPTkZJR19NRURJQV9UVU5FUl9UREE4MjdYPW0KQ09ORklHX01FRElBX1RVTkVSX1RE QTE4MjcxPW0KQ09ORklHX01FRElBX1RVTkVSX1REQTk4ODc9bQpDT05GSUdfTUVESUFfVFVORVJf VEVBNTc2MT1tCkNPTkZJR19NRURJQV9UVU5FUl9URUE1NzY3PW0KQ09ORklHX01FRElBX1RVTkVS X01UMjBYWD1tCkNPTkZJR19NRURJQV9UVU5FUl9NVDIwNjA9bQpDT05GSUdfTUVESUFfVFVORVJf TVQyMDYzPW0KQ09ORklHX01FRElBX1RVTkVSX01UMjI2Nj1tCkNPTkZJR19NRURJQV9UVU5FUl9N VDIxMzE9bQpDT05GSUdfTUVESUFfVFVORVJfUVQxMDEwPW0KQ09ORklHX01FRElBX1RVTkVSX1hD MjAyOD1tCkNPTkZJR19NRURJQV9UVU5FUl9YQzUwMDA9bQpDT05GSUdfTUVESUFfVFVORVJfWEM0 MDAwPW0KQ09ORklHX01FRElBX1RVTkVSX01YTDUwMDVTPW0KQ09ORklHX01FRElBX1RVTkVSX01Y TDUwMDdUPW0KQ09ORklHX01FRElBX1RVTkVSX01DNDRTODAzPW0KQ09ORklHX01FRElBX1RVTkVS X01BWDIxNjU9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyMTg9bQpDT05GSUdfTUVESUFfVFVO RVJfRkMwMDExPW0KQ09ORklHX01FRElBX1RVTkVSX0ZDMDAxMj1tCkNPTkZJR19NRURJQV9UVU5F Ul9GQzAwMTM9bQpDT05GSUdfTUVESUFfVFVORVJfVERBMTgyMTI9bQpDT05GSUdfTUVESUFfVFVO RVJfRTQwMDA9bQpDT05GSUdfTUVESUFfVFVORVJfRkMyNTgwPW0KQ09ORklHX01FRElBX1RVTkVS X004OFJTNjAwMFQ9bQpDT05GSUdfTUVESUFfVFVORVJfVFVBOTAwMT1tCkNPTkZJR19NRURJQV9U VU5FUl9TSTIxNTc9bQpDT05GSUdfTUVESUFfVFVORVJfSVQ5MTNYPW0KQ09ORklHX01FRElBX1RV TkVSX1I4MjBUPW0KQ09ORklHX01FRElBX1RVTkVSX1FNMUQxQzAwNDI9bQpDT05GSUdfTUVESUFf VFVORVJfUU0xRDFCMDAwND1tCgojCiMgTXVsdGlzdGFuZGFyZCAoc2F0ZWxsaXRlKSBmcm9udGVu ZHMKIwpDT05GSUdfRFZCX1NUQjA4OTk9bQpDT05GSUdfRFZCX1NUQjYxMDA9bQpDT05GSUdfRFZC X1NUVjA5MHg9bQpDT05GSUdfRFZCX1NUVjA5MTA9bQpDT05GSUdfRFZCX1NUVjYxMTB4PW0KQ09O RklHX0RWQl9TVFY2MTExPW0KQ09ORklHX0RWQl9NWEw1WFg9bQpDT05GSUdfRFZCX004OERTMzEw Mz1tCgojCiMgTXVsdGlzdGFuZGFyZCAoY2FibGUgKyB0ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMK Q09ORklHX0RWQl9EUlhLPW0KQ09ORklHX0RWQl9UREExODI3MUMyREQ9bQpDT05GSUdfRFZCX1NJ MjE2NT1tCkNPTkZJR19EVkJfTU44ODQ3Mj1tCkNPTkZJR19EVkJfTU44ODQ3Mz1tCgojCiMgRFZC LVMgKHNhdGVsbGl0ZSkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9DWDI0MTEwPW0KQ09ORklHX0RW Ql9DWDI0MTIzPW0KQ09ORklHX0RWQl9NVDMxMj1tCkNPTkZJR19EVkJfWkwxMDAzNj1tCkNPTkZJ R19EVkJfWkwxMDAzOT1tCkNPTkZJR19EVkJfUzVIMTQyMD1tCkNPTkZJR19EVkJfU1RWMDI4OD1t CkNPTkZJR19EVkJfU1RCNjAwMD1tCkNPTkZJR19EVkJfU1RWMDI5OT1tCkNPTkZJR19EVkJfU1RW NjExMD1tCkNPTkZJR19EVkJfU1RWMDkwMD1tCkNPTkZJR19EVkJfVERBODA4Mz1tCkNPTkZJR19E VkJfVERBMTAwODY9bQpDT05GSUdfRFZCX1REQTgyNjE9bQpDT05GSUdfRFZCX1ZFUzFYOTM9bQpD T05GSUdfRFZCX1RVTkVSX0lURDEwMDA9bQpDT05GSUdfRFZCX1RVTkVSX0NYMjQxMTM9bQpDT05G SUdfRFZCX1REQTgyNlg9bQpDT05GSUdfRFZCX1RVQTYxMDA9bQpDT05GSUdfRFZCX0NYMjQxMTY9 bQpDT05GSUdfRFZCX0NYMjQxMTc9bQpDT05GSUdfRFZCX0NYMjQxMjA9bQpDT05GSUdfRFZCX1NJ MjFYWD1tCkNPTkZJR19EVkJfVFMyMDIwPW0KQ09ORklHX0RWQl9EUzMwMDA9bQpDT05GSUdfRFZC X01CODZBMTY9bQpDT05GSUdfRFZCX1REQTEwMDcxPW0KCiMKIyBEVkItVCAodGVycmVzdHJpYWwp IGZyb250ZW5kcwojCkNPTkZJR19EVkJfU1A4ODcwPW0KQ09ORklHX0RWQl9TUDg4N1g9bQpDT05G SUdfRFZCX0NYMjI3MDA9bQpDT05GSUdfRFZCX0NYMjI3MDI9bQpDT05GSUdfRFZCX0RSWEQ9bQpD T05GSUdfRFZCX0w2NDc4MT1tCkNPTkZJR19EVkJfVERBMTAwNFg9bQpDT05GSUdfRFZCX05YVDYw MDA9bQpDT05GSUdfRFZCX01UMzUyPW0KQ09ORklHX0RWQl9aTDEwMzUzPW0KQ09ORklHX0RWQl9E SUIzMDAwTUI9bQpDT05GSUdfRFZCX0RJQjMwMDBNQz1tCkNPTkZJR19EVkJfRElCNzAwME09bQpD T05GSUdfRFZCX0RJQjcwMDBQPW0KQ09ORklHX0RWQl9UREExMDA0OD1tCkNPTkZJR19EVkJfQUY5 MDEzPW0KQ09ORklHX0RWQl9FQzEwMD1tCkNPTkZJR19EVkJfU1RWMDM2Nz1tCkNPTkZJR19EVkJf Q1hEMjgyMFI9bQpDT05GSUdfRFZCX0NYRDI4NDFFUj1tCkNPTkZJR19EVkJfUlRMMjgzMD1tCkNP TkZJR19EVkJfUlRMMjgzMj1tCkNPTkZJR19EVkJfU0kyMTY4PW0KQ09ORklHX0RWQl9HUDhQU0tf RkU9bQoKIwojIERWQi1DIChjYWJsZSkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9WRVMxODIwPW0K Q09ORklHX0RWQl9UREExMDAyMT1tCkNPTkZJR19EVkJfVERBMTAwMjM9bQpDT05GSUdfRFZCX1NU VjAyOTc9bQoKIwojIEFUU0MgKE5vcnRoIEFtZXJpY2FuL0tvcmVhbiBUZXJyZXN0cmlhbC9DYWJs ZSBEVFYpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfTlhUMjAwWD1tCkNPTkZJR19EVkJfT1I1MTIx MT1tCkNPTkZJR19EVkJfT1I1MTEzMj1tCkNPTkZJR19EVkJfQkNNMzUxMD1tCkNPTkZJR19EVkJf TEdEVDMzMFg9bQpDT05GSUdfRFZCX0xHRFQzMzA1PW0KQ09ORklHX0RWQl9MR0RUMzMwNkE9bQpD T05GSUdfRFZCX0xHMjE2MD1tCkNPTkZJR19EVkJfUzVIMTQwOT1tCkNPTkZJR19EVkJfQVU4NTIy PW0KQ09ORklHX0RWQl9BVTg1MjJfRFRWPW0KQ09ORklHX0RWQl9BVTg1MjJfVjRMPW0KQ09ORklH X0RWQl9TNUgxNDExPW0KCiMKIyBJU0RCLVQgKHRlcnJlc3RyaWFsKSBmcm9udGVuZHMKIwpDT05G SUdfRFZCX1M5MjE9bQpDT05GSUdfRFZCX0RJQjgwMDA9bQpDT05GSUdfRFZCX01CODZBMjBTPW0K CiMKIyBJU0RCLVMgKHNhdGVsbGl0ZSkgJiBJU0RCLVQgKHRlcnJlc3RyaWFsKSBmcm9udGVuZHMK IwpDT05GSUdfRFZCX1RDOTA1MjI9bQoKIwojIERpZ2l0YWwgdGVycmVzdHJpYWwgb25seSB0dW5l cnMvUExMCiMKQ09ORklHX0RWQl9QTEw9bQpDT05GSUdfRFZCX1RVTkVSX0RJQjAwNzA9bQpDT05G SUdfRFZCX1RVTkVSX0RJQjAwOTA9bQoKIwojIFNFQyBjb250cm9sIGRldmljZXMgZm9yIERWQi1T CiMKQ09ORklHX0RWQl9EUlgzOVhZSj1tCkNPTkZJR19EVkJfTE5CSDI1PW0KQ09ORklHX0RWQl9M TkJQMjE9bQpDT05GSUdfRFZCX0xOQlAyMj1tCkNPTkZJR19EVkJfSVNMNjQwNT1tCkNPTkZJR19E VkJfSVNMNjQyMT1tCkNPTkZJR19EVkJfSVNMNjQyMz1tCkNPTkZJR19EVkJfQTgyOTM9bQpDT05G SUdfRFZCX0xHUzhHWFg9bQpDT05GSUdfRFZCX0FUQk04ODMwPW0KQ09ORklHX0RWQl9UREE2NjV4 PW0KQ09ORklHX0RWQl9JWDI1MDVWPW0KQ09ORklHX0RWQl9NODhSUzIwMDA9bQpDT05GSUdfRFZC X0FGOTAzMz1tCgojCiMgQ29tbW9uIEludGVyZmFjZSAoRU41MDIyMSkgY29udHJvbGxlciBkcml2 ZXJzCiMKQ09ORklHX0RWQl9DWEQyMDk5PW0KCiMKIyBUb29scyB0byBkZXZlbG9wIG5ldyBmcm9u dGVuZHMKIwpDT05GSUdfRFZCX0RVTU1ZX0ZFPW0KCiMKIyBHcmFwaGljcyBzdXBwb3J0CiMKQ09O RklHX0FHUD15CkNPTkZJR19BR1BfQU1ENjQ9eQpDT05GSUdfQUdQX0lOVEVMPXkKQ09ORklHX0FH UF9TSVM9eQpDT05GSUdfQUdQX1ZJQT15CkNPTkZJR19JTlRFTF9HVFQ9eQpDT05GSUdfVkdBX0FS Qj15CkNPTkZJR19WR0FfQVJCX01BWF9HUFVTPTY0CkNPTkZJR19WR0FfU1dJVENIRVJPTz15CkNP TkZJR19EUk09bQpDT05GSUdfRFJNX01JUElfRFNJPXkKIyBDT05GSUdfRFJNX0RQX0FVWF9DSEFS REVWIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9ERUJVR19TRUxGVEVTVD1tCkNPTkZJR19EUk1fS01T X0hFTFBFUj1tCkNPTkZJR19EUk1fS01TX0ZCX0hFTFBFUj15CkNPTkZJR19EUk1fRkJERVZfRU1V TEFUSU9OPXkKQ09ORklHX0RSTV9GQkRFVl9PVkVSQUxMT0M9MTAwCiMgQ09ORklHX0RSTV9GQkRF Vl9MRUFLX1BIWVNfU01FTSBpcyBub3Qgc2V0CkNPTkZJR19EUk1fTE9BRF9FRElEX0ZJUk1XQVJF PXkKIyBDT05GSUdfRFJNX0RQX0NFQyBpcyBub3Qgc2V0CkNPTkZJR19EUk1fVFRNPW0KCiMKIyBJ MkMgZW5jb2RlciBvciBoZWxwZXIgY2hpcHMKIwpDT05GSUdfRFJNX0kyQ19DSDcwMDY9bQpDT05G SUdfRFJNX0kyQ19TSUwxNjQ9bQpDT05GSUdfRFJNX0kyQ19OWFBfVERBOTk4WD1tCiMgQ09ORklH X0RSTV9JMkNfTlhQX1REQTk5NTAgaXMgbm90IHNldAojIENPTkZJR19EUk1fUkFERU9OIGlzIG5v dCBzZXQKIyBDT05GSUdfRFJNX0FNREdQVSBpcyBub3Qgc2V0CgojCiMgQUNQIChBdWRpbyBDb1By b2Nlc3NvcikgQ29uZmlndXJhdGlvbgojCgojCiMgQU1EIExpYnJhcnkgcm91dGluZXMKIwojIENP TkZJR19EUk1fTk9VVkVBVSBpcyBub3Qgc2V0CkNPTkZJR19EUk1fSTkxNT1tCiMgQ09ORklHX0RS TV9JOTE1X0FMUEhBX1NVUFBPUlQgaXMgbm90IHNldApDT05GSUdfRFJNX0k5MTVfQ0FQVFVSRV9F UlJPUj15CkNPTkZJR19EUk1fSTkxNV9DT01QUkVTU19FUlJPUj15CkNPTkZJR19EUk1fSTkxNV9V U0VSUFRSPXkKIyBDT05GSUdfRFJNX0k5MTVfR1ZUIGlzIG5vdCBzZXQKCiMKIyBkcm0vaTkxNSBE ZWJ1Z2dpbmcKIwojIENPTkZJR19EUk1fSTkxNV9XRVJST1IgaXMgbm90IHNldAojIENPTkZJR19E Uk1fSTkxNV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X1NXX0ZFTkNFX0RFQlVH X09CSkVDVFMgaXMgbm90IHNldAojIENPTkZJR19EUk1fSTkxNV9TV19GRU5DRV9DSEVDS19EQUcg aXMgbm90IHNldAojIENPTkZJR19EUk1fSTkxNV9ERUJVR19HVUMgaXMgbm90IHNldAojIENPTkZJ R19EUk1fSTkxNV9TRUxGVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X0xPV19MRVZF TF9UUkFDRVBPSU5UUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X0RFQlVHX1ZCTEFOS19F VkFERSBpcyBub3Qgc2V0CiMgQ09ORklHX0RSTV9JOTE1X0RFQlVHX1JVTlRJTUVfUE0gaXMgbm90 IHNldApDT05GSUdfRFJNX1ZHRU09bQojIENPTkZJR19EUk1fVktNUyBpcyBub3Qgc2V0CkNPTkZJ R19EUk1fVk1XR0ZYPW0KQ09ORklHX0RSTV9WTVdHRlhfRkJDT049eQpDT05GSUdfRFJNX0dNQTUw MD1tCkNPTkZJR19EUk1fR01BNjAwPXkKQ09ORklHX0RSTV9HTUEzNjAwPXkKQ09ORklHX0RSTV9V REw9bQpDT05GSUdfRFJNX0FTVD1tCkNPTkZJR19EUk1fTUdBRzIwMD1tCkNPTkZJR19EUk1fQ0lS UlVTX1FFTVU9bQpDT05GSUdfRFJNX1FYTD1tCiMgQ09ORklHX0RSTV9CT0NIUyBpcyBub3Qgc2V0 CiMgQ09ORklHX0RSTV9WSVJUSU9fR1BVIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9QQU5FTD15Cgoj CiMgRGlzcGxheSBQYW5lbHMKIwojIENPTkZJR19EUk1fUEFORUxfUkFTUEJFUlJZUElfVE9VQ0hT Q1JFRU4gaXMgbm90IHNldApDT05GSUdfRFJNX0JSSURHRT15CkNPTkZJR19EUk1fUEFORUxfQlJJ REdFPXkKCiMKIyBEaXNwbGF5IEludGVyZmFjZSBCcmlkZ2VzCiMKIyBDT05GSUdfRFJNX0FOQUxP R0lYX0FOWDc4WFggaXMgbm90IHNldAojIENPTkZJR19EUk1fSElTSV9ISUJNQyBpcyBub3Qgc2V0 CiMgQ09ORklHX0RSTV9USU5ZRFJNIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1hFTiBpcyBub3Qg c2V0CiMgQ09ORklHX0RSTV9MRUdBQ1kgaXMgbm90IHNldApDT05GSUdfRFJNX1BBTkVMX09SSUVO VEFUSU9OX1FVSVJLUz15CkNPTkZJR19EUk1fTElCX1JBTkRPTT15CgojCiMgRnJhbWUgYnVmZmVy IERldmljZXMKIwpDT05GSUdfRkJfQ01ETElORT15CkNPTkZJR19GQl9OT1RJRlk9eQpDT05GSUdf RkI9eQojIENPTkZJR19GSVJNV0FSRV9FRElEIGlzIG5vdCBzZXQKQ09ORklHX0ZCX0JPT1RfVkVT QV9TVVBQT1JUPXkKQ09ORklHX0ZCX0NGQl9GSUxMUkVDVD15CkNPTkZJR19GQl9DRkJfQ09QWUFS RUE9eQpDT05GSUdfRkJfQ0ZCX0lNQUdFQkxJVD15CkNPTkZJR19GQl9TWVNfRklMTFJFQ1Q9bQpD T05GSUdfRkJfU1lTX0NPUFlBUkVBPW0KQ09ORklHX0ZCX1NZU19JTUFHRUJMSVQ9bQojIENPTkZJ R19GQl9GT1JFSUdOX0VORElBTiBpcyBub3Qgc2V0CkNPTkZJR19GQl9TWVNfRk9QUz1tCkNPTkZJ R19GQl9ERUZFUlJFRF9JTz15CiMgQ09ORklHX0ZCX01PREVfSEVMUEVSUyBpcyBub3Qgc2V0CkNP TkZJR19GQl9USUxFQkxJVFRJTkc9eQoKIwojIEZyYW1lIGJ1ZmZlciBoYXJkd2FyZSBkcml2ZXJz CiMKIyBDT05GSUdfRkJfQ0lSUlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfUE0yIGlzIG5vdCBz ZXQKIyBDT05GSUdfRkJfQ1lCRVIyMDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQVJDIGlzIG5v dCBzZXQKIyBDT05GSUdfRkJfQVNJTElBTlQgaXMgbm90IHNldAojIENPTkZJR19GQl9JTVNUVCBp cyBub3Qgc2V0CiMgQ09ORklHX0ZCX1ZHQTE2IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVVZFU0Eg aXMgbm90IHNldApDT05GSUdfRkJfVkVTQT15CkNPTkZJR19GQl9FRkk9eQojIENPTkZJR19GQl9O NDExIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfSEdBIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfT1BF TkNPUkVTIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfUzFEMTNYWFggaXMgbm90IHNldAojIENPTkZJ R19GQl9OVklESUEgaXMgbm90IHNldAojIENPTkZJR19GQl9SSVZBIGlzIG5vdCBzZXQKIyBDT05G SUdfRkJfSTc0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0xFODA1NzggaXMgbm90IHNldAojIENP TkZJR19GQl9JTlRFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX01BVFJPWCBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX1JBREVPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0FUWTEyOCBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZCX0FUWSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1MzIGlzIG5vdCBzZXQKIyBD T05GSUdfRkJfU0FWQUdFIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfU0lTIGlzIG5vdCBzZXQKIyBD T05GSUdfRkJfVklBIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTkVPTUFHSUMgaXMgbm90IHNldAoj IENPTkZJR19GQl9LWVJPIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfM0RGWCBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX1ZPT0RPTzEgaXMgbm90IHNldAojIENPTkZJR19GQl9WVDg2MjMgaXMgbm90IHNl dAojIENPTkZJR19GQl9UUklERU5UIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQVJLIGlzIG5vdCBz ZXQKIyBDT05GSUdfRkJfUE0zIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQ0FSTUlORSBpcyBub3Qg c2V0CiMgQ09ORklHX0ZCX1NNNTAxIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfU01TQ1VGWCBpcyBu b3Qgc2V0CiMgQ09ORklHX0ZCX1VETCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0lCTV9HWFQ0NTAw IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVklSVFVBTCBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9G QkRFVl9GUk9OVEVORCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX01FVFJPTk9NRSBpcyBub3Qgc2V0 CiMgQ09ORklHX0ZCX01CODYyWFggaXMgbm90IHNldApDT05GSUdfRkJfSFlQRVJWPW0KIyBDT05G SUdfRkJfU0lNUExFIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfU003MTIgaXMgbm90IHNldApDT05G SUdfQkFDS0xJR0hUX0xDRF9TVVBQT1JUPXkKQ09ORklHX0xDRF9DTEFTU19ERVZJQ0U9bQojIENP TkZJR19MQ0RfTDRGMDAyNDJUMDMgaXMgbm90IHNldAojIENPTkZJR19MQ0RfTE1TMjgzR0YwNSBp cyBub3Qgc2V0CiMgQ09ORklHX0xDRF9MVFYzNTBRViBpcyBub3Qgc2V0CiMgQ09ORklHX0xDRF9J TEk5MjJYIGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0lMSTkzMjAgaXMgbm90IHNldAojIENPTkZJ R19MQ0RfVERPMjRNIGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX1ZHRzI0MzJBNCBpcyBub3Qgc2V0 CkNPTkZJR19MQ0RfUExBVEZPUk09bQojIENPTkZJR19MQ0RfQU1TMzY5RkcwNiBpcyBub3Qgc2V0 CiMgQ09ORklHX0xDRF9MTVM1MDFLRjAzIGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0hYODM1NyBp cyBub3Qgc2V0CiMgQ09ORklHX0xDRF9PVE0zMjI1QSBpcyBub3Qgc2V0CkNPTkZJR19CQUNLTElH SFRfQ0xBU1NfREVWSUNFPXkKIyBDT05GSUdfQkFDS0xJR0hUX0dFTkVSSUMgaXMgbm90IHNldAoj IENPTkZJR19CQUNLTElHSFRfUFdNIGlzIG5vdCBzZXQKQ09ORklHX0JBQ0tMSUdIVF9BUFBMRT1t CiMgQ09ORklHX0JBQ0tMSUdIVF9QTTg5NDFfV0xFRCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tM SUdIVF9TQUhBUkEgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfQURQODg2MCBpcyBub3Qg c2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9BRFA4ODcwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJ R0hUX0xNMzYzMEEgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfTE0zNjM5IGlzIG5vdCBz ZXQKIyBDT05GSUdfQkFDS0xJR0hUX0xQODU1WCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdI VF9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hUX0xWNTIwN0xQIGlzIG5vdCBzZXQK IyBDT05GSUdfQkFDS0xJR0hUX0JENjEwNyBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9B UkNYQ05OIGlzIG5vdCBzZXQKQ09ORklHX0hETUk9eQoKIwojIENvbnNvbGUgZGlzcGxheSBkcml2 ZXIgc3VwcG9ydAojCkNPTkZJR19WR0FfQ09OU09MRT15CkNPTkZJR19WR0FDT05fU09GVF9TQ1JP TExCQUNLPXkKQ09ORklHX1ZHQUNPTl9TT0ZUX1NDUk9MTEJBQ0tfU0laRT02NAojIENPTkZJR19W R0FDT05fU09GVF9TQ1JPTExCQUNLX1BFUlNJU1RFTlRfRU5BQkxFX0JZX0RFRkFVTFQgaXMgbm90 IHNldApDT05GSUdfRFVNTVlfQ09OU09MRT15CkNPTkZJR19EVU1NWV9DT05TT0xFX0NPTFVNTlM9 ODAKQ09ORklHX0RVTU1ZX0NPTlNPTEVfUk9XUz0yNQpDT05GSUdfRlJBTUVCVUZGRVJfQ09OU09M RT15CkNPTkZJR19GUkFNRUJVRkZFUl9DT05TT0xFX0RFVEVDVF9QUklNQVJZPXkKQ09ORklHX0ZS QU1FQlVGRkVSX0NPTlNPTEVfUk9UQVRJT049eQojIENPTkZJR19GUkFNRUJVRkZFUl9DT05TT0xF X0RFRkVSUkVEX1RBS0VPVkVSIGlzIG5vdCBzZXQKQ09ORklHX0xPR089eQojIENPTkZJR19GQl9M T0dPX0NFTlRFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0xPR09fTElOVVhfTU9OTyBpcyBub3Qgc2V0 CiMgQ09ORklHX0xPR09fTElOVVhfVkdBMTYgaXMgbm90IHNldApDT05GSUdfTE9HT19MSU5VWF9D TFVUMjI0PXkKQ09ORklHX1NPVU5EPW0KQ09ORklHX1NPVU5EX09TU19DT1JFPXkKQ09ORklHX1NP VU5EX09TU19DT1JFX1BSRUNMQUlNPXkKQ09ORklHX1NORD1tCkNPTkZJR19TTkRfVElNRVI9bQpD T05GSUdfU05EX1BDTT1tCkNPTkZJR19TTkRfSFdERVA9bQpDT05GSUdfU05EX1NFUV9ERVZJQ0U9 bQpDT05GSUdfU05EX1JBV01JREk9bQpDT05GSUdfU05EX0pBQ0s9eQpDT05GSUdfU05EX0pBQ0tf SU5QVVRfREVWPXkKQ09ORklHX1NORF9PU1NFTVVMPXkKIyBDT05GSUdfU05EX01JWEVSX09TUyBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9QQ01fT1NTIGlzIG5vdCBzZXQKQ09ORklHX1NORF9QQ01f VElNRVI9eQpDT05GSUdfU05EX0hSVElNRVI9bQpDT05GSUdfU05EX0RZTkFNSUNfTUlOT1JTPXkK Q09ORklHX1NORF9NQVhfQ0FSRFM9MzIKIyBDT05GSUdfU05EX1NVUFBPUlRfT0xEX0FQSSBpcyBu b3Qgc2V0CkNPTkZJR19TTkRfUFJPQ19GUz15CkNPTkZJR19TTkRfVkVSQk9TRV9QUk9DRlM9eQoj IENPTkZJR19TTkRfVkVSQk9TRV9QUklOVEsgaXMgbm90IHNldAojIENPTkZJR19TTkRfREVCVUcg aXMgbm90IHNldApDT05GSUdfU05EX1ZNQVNURVI9eQpDT05GSUdfU05EX0RNQV9TR0JVRj15CkNP TkZJR19TTkRfU0VRVUVOQ0VSPW0KQ09ORklHX1NORF9TRVFfRFVNTVk9bQpDT05GSUdfU05EX1NF UVVFTkNFUl9PU1M9bQpDT05GSUdfU05EX1NFUV9IUlRJTUVSX0RFRkFVTFQ9eQpDT05GSUdfU05E X1NFUV9NSURJX0VWRU5UPW0KQ09ORklHX1NORF9TRVFfTUlEST1tCkNPTkZJR19TTkRfU0VRX01J RElfRU1VTD1tCkNPTkZJR19TTkRfU0VRX1ZJUk1JREk9bQpDT05GSUdfU05EX01QVTQwMV9VQVJU PW0KQ09ORklHX1NORF9PUEwzX0xJQj1tCkNPTkZJR19TTkRfT1BMM19MSUJfU0VRPW0KQ09ORklH X1NORF9WWF9MSUI9bQpDT05GSUdfU05EX0FDOTdfQ09ERUM9bQpDT05GSUdfU05EX0RSSVZFUlM9 eQpDT05GSUdfU05EX1BDU1A9bQpDT05GSUdfU05EX0RVTU1ZPW0KQ09ORklHX1NORF9BTE9PUD1t CkNPTkZJR19TTkRfVklSTUlEST1tCkNPTkZJR19TTkRfTVRQQVY9bQojIENPTkZJR19TTkRfTVRT NjQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU0VSSUFMX1UxNjU1MCBpcyBub3Qgc2V0CkNPTkZJ R19TTkRfTVBVNDAxPW0KIyBDT05GSUdfU05EX1BPUlRNQU4yWDQgaXMgbm90IHNldApDT05GSUdf U05EX0FDOTdfUE9XRVJfU0FWRT15CkNPTkZJR19TTkRfQUM5N19QT1dFUl9TQVZFX0RFRkFVTFQ9 NQpDT05GSUdfU05EX1BDST15CkNPTkZJR19TTkRfQUQxODg5PW0KIyBDT05GSUdfU05EX0FMUzMw MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9BTFM0MDAwIGlzIG5vdCBzZXQKQ09ORklHX1NORF9B TEk1NDUxPW0KQ09ORklHX1NORF9BU0lIUEk9bQpDT05GSUdfU05EX0FUSUlYUD1tCkNPTkZJR19T TkRfQVRJSVhQX01PREVNPW0KQ09ORklHX1NORF9BVTg4MTA9bQpDT05GSUdfU05EX0FVODgyMD1t CkNPTkZJR19TTkRfQVU4ODMwPW0KIyBDT05GSUdfU05EX0FXMiBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9BWlQzMzI4IGlzIG5vdCBzZXQKQ09ORklHX1NORF9CVDg3WD1tCiMgQ09ORklHX1NORF9C VDg3WF9PVkVSQ0xPQ0sgaXMgbm90IHNldApDT05GSUdfU05EX0NBMDEwNj1tCkNPTkZJR19TTkRf Q01JUENJPW0KQ09ORklHX1NORF9PWFlHRU5fTElCPW0KQ09ORklHX1NORF9PWFlHRU49bQojIENP TkZJR19TTkRfQ1M0MjgxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9DUzQ2WFg9bQpDT05GSUdfU05E X0NTNDZYWF9ORVdfRFNQPXkKQ09ORklHX1NORF9DVFhGST1tCkNPTkZJR19TTkRfREFSTEEyMD1t CkNPTkZJR19TTkRfR0lOQTIwPW0KQ09ORklHX1NORF9MQVlMQTIwPW0KQ09ORklHX1NORF9EQVJM QTI0PW0KQ09ORklHX1NORF9HSU5BMjQ9bQpDT05GSUdfU05EX0xBWUxBMjQ9bQpDT05GSUdfU05E X01PTkE9bQpDT05GSUdfU05EX01JQT1tCkNPTkZJR19TTkRfRUNITzNHPW0KQ09ORklHX1NORF9J TkRJR089bQpDT05GSUdfU05EX0lORElHT0lPPW0KQ09ORklHX1NORF9JTkRJR09ESj1tCkNPTkZJ R19TTkRfSU5ESUdPSU9YPW0KQ09ORklHX1NORF9JTkRJR09ESlg9bQpDT05GSUdfU05EX0VNVTEw SzE9bQpDT05GSUdfU05EX0VNVTEwSzFfU0VRPW0KQ09ORklHX1NORF9FTVUxMEsxWD1tCkNPTkZJ R19TTkRfRU5TMTM3MD1tCkNPTkZJR19TTkRfRU5TMTM3MT1tCiMgQ09ORklHX1NORF9FUzE5Mzgg aXMgbm90IHNldApDT05GSUdfU05EX0VTMTk2OD1tCkNPTkZJR19TTkRfRVMxOTY4X0lOUFVUPXkK Q09ORklHX1NORF9FUzE5NjhfUkFESU89eQojIENPTkZJR19TTkRfRk04MDEgaXMgbm90IHNldApD T05GSUdfU05EX0hEU1A9bQpDT05GSUdfU05EX0hEU1BNPW0KQ09ORklHX1NORF9JQ0UxNzEyPW0K Q09ORklHX1NORF9JQ0UxNzI0PW0KQ09ORklHX1NORF9JTlRFTDhYMD1tCkNPTkZJR19TTkRfSU5U RUw4WDBNPW0KQ09ORklHX1NORF9LT1JHMTIxMj1tCkNPTkZJR19TTkRfTE9MQT1tCkNPTkZJR19T TkRfTFg2NDY0RVM9bQpDT05GSUdfU05EX01BRVNUUk8zPW0KQ09ORklHX1NORF9NQUVTVFJPM19J TlBVVD15CkNPTkZJR19TTkRfTUlYQVJUPW0KIyBDT05GSUdfU05EX05NMjU2IGlzIG5vdCBzZXQK Q09ORklHX1NORF9QQ1hIUj1tCiMgQ09ORklHX1NORF9SSVBUSURFIGlzIG5vdCBzZXQKQ09ORklH X1NORF9STUUzMj1tCkNPTkZJR19TTkRfUk1FOTY9bQpDT05GSUdfU05EX1JNRTk2NTI9bQojIENP TkZJR19TTkRfU09OSUNWSUJFUyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfVFJJREVOVD1tCkNPTkZJ R19TTkRfVklBODJYWD1tCkNPTkZJR19TTkRfVklBODJYWF9NT0RFTT1tCkNPTkZJR19TTkRfVklS VFVPU089bQpDT05GSUdfU05EX1ZYMjIyPW0KIyBDT05GSUdfU05EX1lNRlBDSSBpcyBub3Qgc2V0 CgojCiMgSEQtQXVkaW8KIwpDT05GSUdfU05EX0hEQT1tCkNPTkZJR19TTkRfSERBX0lOVEVMPW0K Q09ORklHX1NORF9IREFfSFdERVA9eQojIENPTkZJR19TTkRfSERBX1JFQ09ORklHIGlzIG5vdCBz ZXQKQ09ORklHX1NORF9IREFfSU5QVVRfQkVFUD15CkNPTkZJR19TTkRfSERBX0lOUFVUX0JFRVBf TU9ERT0wCiMgQ09ORklHX1NORF9IREFfUEFUQ0hfTE9BREVSIGlzIG5vdCBzZXQKQ09ORklHX1NO RF9IREFfQ09ERUNfUkVBTFRFSz1tCkNPTkZJR19TTkRfSERBX0NPREVDX0FOQUxPRz1tCkNPTkZJ R19TTkRfSERBX0NPREVDX1NJR01BVEVMPW0KQ09ORklHX1NORF9IREFfQ09ERUNfVklBPW0KQ09O RklHX1NORF9IREFfQ09ERUNfSERNST1tCkNPTkZJR19TTkRfSERBX0NPREVDX0NJUlJVUz1tCkNP TkZJR19TTkRfSERBX0NPREVDX0NPTkVYQU5UPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0EwMTEw PW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0EwMTMyPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0Ew MTMyX0RTUD15CkNPTkZJR19TTkRfSERBX0NPREVDX0NNRURJQT1tCkNPTkZJR19TTkRfSERBX0NP REVDX1NJMzA1ND1tCkNPTkZJR19TTkRfSERBX0dFTkVSSUM9bQpDT05GSUdfU05EX0hEQV9QT1dF Ul9TQVZFX0RFRkFVTFQ9MApDT05GSUdfU05EX0hEQV9DT1JFPW0KQ09ORklHX1NORF9IREFfRFNQ X0xPQURFUj15CkNPTkZJR19TTkRfSERBX0NPTVBPTkVOVD15CkNPTkZJR19TTkRfSERBX0k5MTU9 eQpDT05GSUdfU05EX0hEQV9QUkVBTExPQ19TSVpFPTUxMgpDT05GSUdfU05EX1NQST15CkNPTkZJ R19TTkRfVVNCPXkKQ09ORklHX1NORF9VU0JfQVVESU89bQpDT05GSUdfU05EX1VTQl9VQTEwMT1t CkNPTkZJR19TTkRfVVNCX1VTWDJZPW0KQ09ORklHX1NORF9VU0JfQ0FJQVE9bQpDT05GSUdfU05E X1VTQl9DQUlBUV9JTlBVVD15CkNPTkZJR19TTkRfVVNCX1VTMTIyTD1tCkNPTkZJR19TTkRfVVNC XzZGSVJFPW0KIyBDT05GSUdfU05EX1VTQl9ISUZBQ0UgaXMgbm90IHNldAojIENPTkZJR19TTkRf QkNEMjAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9VU0JfUE9EIGlzIG5vdCBzZXQKIyBDT05G SUdfU05EX1VTQl9QT0RIRCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9VU0JfVE9ORVBPUlQgaXMg bm90IHNldAojIENPTkZJR19TTkRfVVNCX1ZBUklBWCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfRklS RVdJUkU9eQpDT05GSUdfU05EX0ZJUkVXSVJFX0xJQj1tCiMgQ09ORklHX1NORF9ESUNFIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX09YRlcgaXMgbm90IHNldApDT05GSUdfU05EX0lTSUdIVD1tCiMg Q09ORklHX1NORF9GSVJFV09SS1MgaXMgbm90IHNldAojIENPTkZJR19TTkRfQkVCT0IgaXMgbm90 IHNldAojIENPTkZJR19TTkRfRklSRVdJUkVfRElHSTAwWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9GSVJFV0lSRV9UQVNDQU0gaXMgbm90IHNldAojIENPTkZJR19TTkRfRklSRVdJUkVfTU9UVSBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9GSVJFRkFDRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9T T0MgaXMgbm90IHNldApDT05GSUdfU05EX1g4Nj15CiMgQ09ORklHX0hETUlfTFBFX0FVRElPIGlz IG5vdCBzZXQKQ09ORklHX1NORF9TWU5USF9FTVVYPW0KIyBDT05GSUdfU05EX1hFTl9GUk9OVEVO RCBpcyBub3Qgc2V0CkNPTkZJR19BQzk3X0JVUz1tCgojCiMgSElEIHN1cHBvcnQKIwpDT05GSUdf SElEPXkKQ09ORklHX0hJRF9CQVRURVJZX1NUUkVOR1RIPXkKQ09ORklHX0hJRFJBVz15CkNPTkZJ R19VSElEPW0KQ09ORklHX0hJRF9HRU5FUklDPXkKCiMKIyBTcGVjaWFsIEhJRCBkcml2ZXJzCiMK Q09ORklHX0hJRF9BNFRFQ0g9eQojIENPTkZJR19ISURfQUNDVVRPVUNIIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9BQ1JVWD1tCiMgQ09ORklHX0hJRF9BQ1JVWF9GRiBpcyBub3Qgc2V0CkNPTkZJR19I SURfQVBQTEU9eQpDT05GSUdfSElEX0FQUExFSVI9bQojIENPTkZJR19ISURfQVNVUyBpcyBub3Qg c2V0CkNPTkZJR19ISURfQVVSRUFMPW0KQ09ORklHX0hJRF9CRUxLSU49eQojIENPTkZJR19ISURf QkVUT1BfRkYgaXMgbm90IHNldAojIENPTkZJR19ISURfQklHQkVOX0ZGIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9DSEVSUlk9eQpDT05GSUdfSElEX0NISUNPTlk9eQojIENPTkZJR19ISURfQ09SU0FJ UiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9DT1VHQVIgaXMgbm90IHNldApDT05GSUdfSElEX1BS T0RJS0VZUz1tCiMgQ09ORklHX0hJRF9DTUVESUEgaXMgbm90IHNldAojIENPTkZJR19ISURfQ1Ay MTEyIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9DWVBSRVNTPXkKQ09ORklHX0hJRF9EUkFHT05SSVNF PW0KIyBDT05GSUdfRFJBR09OUklTRV9GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9FTVNfRkYg aXMgbm90IHNldAojIENPTkZJR19ISURfRUxBTiBpcyBub3Qgc2V0CkNPTkZJR19ISURfRUxFQ09N PW0KIyBDT05GSUdfSElEX0VMTyBpcyBub3Qgc2V0CkNPTkZJR19ISURfRVpLRVk9eQojIENPTkZJ R19ISURfR0VNQklSRCBpcyBub3Qgc2V0CiMgQ09ORklHX0hJRF9HRlJNIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9IT0xURUs9bQojIENPTkZJR19IT0xURUtfRkYgaXMgbm90IHNldAojIENPTkZJR19I SURfR1Q2ODNSIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9LRVlUT1VDSD1tCkNPTkZJR19ISURfS1lF PW0KQ09ORklHX0hJRF9VQ0xPR0lDPW0KQ09ORklHX0hJRF9XQUxUT1A9bQpDT05GSUdfSElEX0dZ UkFUSU9OPW0KQ09ORklHX0hJRF9JQ0FERT1tCiMgQ09ORklHX0hJRF9JVEUgaXMgbm90IHNldAoj IENPTkZJR19ISURfSkFCUkEgaXMgbm90IHNldApDT05GSUdfSElEX1RXSU5IQU49bQpDT05GSUdf SElEX0tFTlNJTkdUT049eQpDT05GSUdfSElEX0xDUE9XRVI9bQpDT05GSUdfSElEX0xFRD1tCiMg Q09ORklHX0hJRF9MRU5PVk8gaXMgbm90IHNldApDT05GSUdfSElEX0xPR0lURUNIPXkKQ09ORklH X0hJRF9MT0dJVEVDSF9ESj1tCkNPTkZJR19ISURfTE9HSVRFQ0hfSElEUFA9bQojIENPTkZJR19M T0dJVEVDSF9GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0xPR0lSVU1CTEVQQUQyX0ZGIGlzIG5vdCBz ZXQKIyBDT05GSUdfTE9HSUc5NDBfRkYgaXMgbm90IHNldAojIENPTkZJR19MT0dJV0hFRUxTX0ZG IGlzIG5vdCBzZXQKQ09ORklHX0hJRF9NQUdJQ01PVVNFPXkKIyBDT05GSUdfSElEX01BWUZMQVNI IGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1JFRFJBR09OIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9N SUNST1NPRlQ9eQpDT05GSUdfSElEX01PTlRFUkVZPXkKQ09ORklHX0hJRF9NVUxUSVRPVUNIPW0K IyBDT05GSUdfSElEX05USSBpcyBub3Qgc2V0CkNPTkZJR19ISURfTlRSSUc9eQpDT05GSUdfSElE X09SVEVLPW0KQ09ORklHX0hJRF9QQU5USEVSTE9SRD1tCiMgQ09ORklHX1BBTlRIRVJMT1JEX0ZG IGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1BFTk1PVU5UIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9Q RVRBTFlOWD1tCkNPTkZJR19ISURfUElDT0xDRD1tCkNPTkZJR19ISURfUElDT0xDRF9GQj15CkNP TkZJR19ISURfUElDT0xDRF9CQUNLTElHSFQ9eQpDT05GSUdfSElEX1BJQ09MQ0RfTENEPXkKQ09O RklHX0hJRF9QSUNPTENEX0xFRFM9eQpDT05GSUdfSElEX1BJQ09MQ0RfQ0lSPXkKQ09ORklHX0hJ RF9QTEFOVFJPTklDUz15CkNPTkZJR19ISURfUFJJTUFYPW0KIyBDT05GSUdfSElEX1JFVFJPREUg aXMgbm90IHNldApDT05GSUdfSElEX1JPQ0NBVD1tCkNPTkZJR19ISURfU0FJVEVLPW0KQ09ORklH X0hJRF9TQU1TVU5HPW0KQ09ORklHX0hJRF9TT05ZPW0KIyBDT05GSUdfU09OWV9GRiBpcyBub3Qg c2V0CkNPTkZJR19ISURfU1BFRURMSU5LPW0KIyBDT05GSUdfSElEX1NURUFNIGlzIG5vdCBzZXQK Q09ORklHX0hJRF9TVEVFTFNFUklFUz1tCkNPTkZJR19ISURfU1VOUExVUz1tCiMgQ09ORklHX0hJ RF9STUkgaXMgbm90IHNldApDT05GSUdfSElEX0dSRUVOQVNJQT1tCiMgQ09ORklHX0dSRUVOQVNJ QV9GRiBpcyBub3Qgc2V0CkNPTkZJR19ISURfSFlQRVJWX01PVVNFPW0KQ09ORklHX0hJRF9TTUFS VEpPWVBMVVM9bQojIENPTkZJR19TTUFSVEpPWVBMVVNfRkYgaXMgbm90IHNldApDT05GSUdfSElE X1RJVk89bQpDT05GSUdfSElEX1RPUFNFRUQ9bQpDT05GSUdfSElEX1RISU5HTT1tCkNPTkZJR19I SURfVEhSVVNUTUFTVEVSPW0KIyBDT05GSUdfVEhSVVNUTUFTVEVSX0ZGIGlzIG5vdCBzZXQKIyBD T05GSUdfSElEX1VEUkFXX1BTMyBpcyBub3Qgc2V0CkNPTkZJR19ISURfV0FDT009bQpDT05GSUdf SElEX1dJSU1PVEU9bQojIENPTkZJR19ISURfWElOTU8gaXMgbm90IHNldApDT05GSUdfSElEX1pF Uk9QTFVTPW0KIyBDT05GSUdfWkVST1BMVVNfRkYgaXMgbm90IHNldApDT05GSUdfSElEX1pZREFD Uk9OPW0KIyBDT05GSUdfSElEX1NFTlNPUl9IVUIgaXMgbm90IHNldAojIENPTkZJR19ISURfQUxQ UyBpcyBub3Qgc2V0CgojCiMgVVNCIEhJRCBzdXBwb3J0CiMKQ09ORklHX1VTQl9ISUQ9eQpDT05G SUdfSElEX1BJRD15CkNPTkZJR19VU0JfSElEREVWPXkKCiMKIyBJMkMgSElEIHN1cHBvcnQKIwpD T05GSUdfSTJDX0hJRD1tCgojCiMgSW50ZWwgSVNIIEhJRCBzdXBwb3J0CiMKIyBDT05GSUdfSU5U RUxfSVNIX0hJRCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfT0hDSV9MSVRUTEVfRU5ESUFOPXkKQ09O RklHX1VTQl9TVVBQT1JUPXkKQ09ORklHX1VTQl9DT01NT049eQpDT05GSUdfVVNCX0FSQ0hfSEFT X0hDRD15CkNPTkZJR19VU0I9eQpDT05GSUdfVVNCX1BDST15CkNPTkZJR19VU0JfQU5OT1VOQ0Vf TkVXX0RFVklDRVM9eQoKIwojIE1pc2NlbGxhbmVvdXMgVVNCIG9wdGlvbnMKIwpDT05GSUdfVVNC X0RFRkFVTFRfUEVSU0lTVD15CiMgQ09ORklHX1VTQl9EWU5BTUlDX01JTk9SUyBpcyBub3Qgc2V0 CiMgQ09ORklHX1VTQl9PVEcgaXMgbm90IHNldAojIENPTkZJR19VU0JfT1RHX1dISVRFTElTVCBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9PVEdfQkxBQ0tMSVNUX0hVQiBpcyBub3Qgc2V0CiMgQ09O RklHX1VTQl9MRURTX1RSSUdHRVJfVVNCUE9SVCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfTU9OPXkK Q09ORklHX1VTQl9XVVNCPW0KQ09ORklHX1VTQl9XVVNCX0NCQUY9bQojIENPTkZJR19VU0JfV1VT Ql9DQkFGX0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBVU0IgSG9zdCBDb250cm9sbGVyIERyaXZlcnMK IwojIENPTkZJR19VU0JfQzY3WDAwX0hDRCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfWEhDSV9IQ0Q9 eQojIENPTkZJR19VU0JfWEhDSV9EQkdDQVAgaXMgbm90IHNldApDT05GSUdfVVNCX1hIQ0lfUENJ PXkKQ09ORklHX1VTQl9YSENJX1BMQVRGT1JNPXkKQ09ORklHX1VTQl9FSENJX0hDRD15CkNPTkZJ R19VU0JfRUhDSV9ST09UX0hVQl9UVD15CkNPTkZJR19VU0JfRUhDSV9UVF9ORVdTQ0hFRD15CkNP TkZJR19VU0JfRUhDSV9QQ0k9eQojIENPTkZJR19VU0JfRUhDSV9IQ0RfUExBVEZPUk0gaXMgbm90 IHNldAojIENPTkZJR19VU0JfT1hVMjEwSFBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lT UDExNlhfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0ZPVEcyMTBfSENEIGlzIG5vdCBzZXQK IyBDT05GSUdfVVNCX01BWDM0MjFfSENEIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9PSENJX0hDRD15 CkNPTkZJR19VU0JfT0hDSV9IQ0RfUENJPXkKIyBDT05GSUdfVVNCX09IQ0lfSENEX1BMQVRGT1JN IGlzIG5vdCBzZXQKQ09ORklHX1VTQl9VSENJX0hDRD15CiMgQ09ORklHX1VTQl9VMTMyX0hDRCBp cyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TTDgxMV9IQ0QgaXMgbm90IHNldAojIENPTkZJR19VU0Jf UjhBNjY1OTdfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1dIQ0lfSENEIGlzIG5vdCBzZXQK Q09ORklHX1VTQl9IV0FfSENEPW0KIyBDT05GSUdfVVNCX0hDRF9CQ01BIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX0hDRF9TU0IgaXMgbm90IHNldAojIENPTkZJR19VU0JfSENEX1RFU1RfTU9ERSBp cyBub3Qgc2V0CgojCiMgVVNCIERldmljZSBDbGFzcyBkcml2ZXJzCiMKQ09ORklHX1VTQl9BQ009 bQpDT05GSUdfVVNCX1BSSU5URVI9bQpDT05GSUdfVVNCX1dETT1tCkNPTkZJR19VU0JfVE1DPW0K CiMKIyBOT1RFOiBVU0JfU1RPUkFHRSBkZXBlbmRzIG9uIFNDU0kgYnV0IEJMS19ERVZfU0QgbWF5 CiMKCiMKIyBhbHNvIGJlIG5lZWRlZDsgc2VlIFVTQl9TVE9SQUdFIEhlbHAgZm9yIG1vcmUgaW5m bwojCkNPTkZJR19VU0JfU1RPUkFHRT1tCiMgQ09ORklHX1VTQl9TVE9SQUdFX0RFQlVHIGlzIG5v dCBzZXQKQ09ORklHX1VTQl9TVE9SQUdFX1JFQUxURUs9bQpDT05GSUdfUkVBTFRFS19BVVRPUE09 eQpDT05GSUdfVVNCX1NUT1JBR0VfREFUQUZBQj1tCkNPTkZJR19VU0JfU1RPUkFHRV9GUkVFQ09N PW0KQ09ORklHX1VTQl9TVE9SQUdFX0lTRDIwMD1tCkNPTkZJR19VU0JfU1RPUkFHRV9VU0JBVD1t CkNPTkZJR19VU0JfU1RPUkFHRV9TRERSMDk9bQpDT05GSUdfVVNCX1NUT1JBR0VfU0REUjU1PW0K Q09ORklHX1VTQl9TVE9SQUdFX0pVTVBTSE9UPW0KQ09ORklHX1VTQl9TVE9SQUdFX0FMQVVEQT1t CkNPTkZJR19VU0JfU1RPUkFHRV9PTkVUT1VDSD1tCkNPTkZJR19VU0JfU1RPUkFHRV9LQVJNQT1t CkNPTkZJR19VU0JfU1RPUkFHRV9DWVBSRVNTX0FUQUNCPW0KQ09ORklHX1VTQl9TVE9SQUdFX0VO RV9VQjYyNTA9bQpDT05GSUdfVVNCX1VBUz1tCgojCiMgVVNCIEltYWdpbmcgZGV2aWNlcwojCkNP TkZJR19VU0JfTURDODAwPW0KQ09ORklHX1VTQl9NSUNST1RFSz1tCiMgQ09ORklHX1VTQklQX0NP UkUgaXMgbm90IHNldAojIENPTkZJR19VU0JfTVVTQl9IRFJDIGlzIG5vdCBzZXQKQ09ORklHX1VT Ql9EV0MzPXkKIyBDT05GSUdfVVNCX0RXQzNfSE9TVCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfRFdD M19HQURHRVQ9eQojIENPTkZJR19VU0JfRFdDM19EVUFMX1JPTEUgaXMgbm90IHNldAoKIwojIFBs YXRmb3JtIEdsdWUgRHJpdmVyIFN1cHBvcnQKIwpDT05GSUdfVVNCX0RXQzNfUENJPXkKQ09ORklH X1VTQl9EV0MzX0hBUFM9eQojIENPTkZJR19VU0JfRFdDMiBpcyBub3Qgc2V0CiMgQ09ORklHX1VT Ql9DSElQSURFQSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9JU1AxNzYwIGlzIG5vdCBzZXQKCiMK IyBVU0IgcG9ydCBkcml2ZXJzCiMKQ09ORklHX1VTQl9VU1M3MjA9bQpDT05GSUdfVVNCX1NFUklB TD15CkNPTkZJR19VU0JfU0VSSUFMX0NPTlNPTEU9eQpDT05GSUdfVVNCX1NFUklBTF9HRU5FUklD PXkKIyBDT05GSUdfVVNCX1NFUklBTF9TSU1QTEUgaXMgbm90IHNldApDT05GSUdfVVNCX1NFUklB TF9BSVJDQUJMRT1tCkNPTkZJR19VU0JfU0VSSUFMX0FSSzMxMTY9bQpDT05GSUdfVVNCX1NFUklB TF9CRUxLSU49bQpDT05GSUdfVVNCX1NFUklBTF9DSDM0MT1tCkNPTkZJR19VU0JfU0VSSUFMX1dI SVRFSEVBVD1tCkNPTkZJR19VU0JfU0VSSUFMX0RJR0lfQUNDRUxFUE9SVD1tCkNPTkZJR19VU0Jf U0VSSUFMX0NQMjEwWD1tCkNPTkZJR19VU0JfU0VSSUFMX0NZUFJFU1NfTTg9bQpDT05GSUdfVVNC X1NFUklBTF9FTVBFRz1tCkNPTkZJR19VU0JfU0VSSUFMX0ZURElfU0lPPW0KQ09ORklHX1VTQl9T RVJJQUxfVklTT1I9bQpDT05GSUdfVVNCX1NFUklBTF9JUEFRPW0KQ09ORklHX1VTQl9TRVJJQUxf SVI9bQpDT05GSUdfVVNCX1NFUklBTF9FREdFUE9SVD1tCkNPTkZJR19VU0JfU0VSSUFMX0VER0VQ T1JUX1RJPW0KIyBDT05GSUdfVVNCX1NFUklBTF9GODEyMzIgaXMgbm90IHNldAojIENPTkZJR19V U0JfU0VSSUFMX0Y4MTUzWCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0dBUk1JTj1tCkNP TkZJR19VU0JfU0VSSUFMX0lQVz1tCkNPTkZJR19VU0JfU0VSSUFMX0lVVT1tCkNPTkZJR19VU0Jf U0VSSUFMX0tFWVNQQU5fUERBPW0KQ09ORklHX1VTQl9TRVJJQUxfS0VZU1BBTj1tCkNPTkZJR19V U0JfU0VSSUFMX0tMU0k9bQpDT05GSUdfVVNCX1NFUklBTF9LT0JJTF9TQ1Q9bQpDT05GSUdfVVNC X1NFUklBTF9NQ1RfVTIzMj1tCiMgQ09ORklHX1VTQl9TRVJJQUxfTUVUUk8gaXMgbm90IHNldApD T05GSUdfVVNCX1NFUklBTF9NT1M3NzIwPW0KQ09ORklHX1VTQl9TRVJJQUxfTU9TNzcxNV9QQVJQ T1JUPXkKQ09ORklHX1VTQl9TRVJJQUxfTU9TNzg0MD1tCiMgQ09ORklHX1VTQl9TRVJJQUxfTVhV UE9SVCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX05BVk1BTj1tCkNPTkZJR19VU0JfU0VS SUFMX1BMMjMwMz1tCkNPTkZJR19VU0JfU0VSSUFMX09USTY4NTg9bQpDT05GSUdfVVNCX1NFUklB TF9RQ0FVWD1tCkNPTkZJR19VU0JfU0VSSUFMX1FVQUxDT01NPW0KQ09ORklHX1VTQl9TRVJJQUxf U1BDUDhYNT1tCkNPTkZJR19VU0JfU0VSSUFMX1NBRkU9bQpDT05GSUdfVVNCX1NFUklBTF9TQUZF X1BBRERFRD15CkNPTkZJR19VU0JfU0VSSUFMX1NJRVJSQVdJUkVMRVNTPW0KQ09ORklHX1VTQl9T RVJJQUxfU1lNQk9MPW0KIyBDT05GSUdfVVNCX1NFUklBTF9USSBpcyBub3Qgc2V0CkNPTkZJR19V U0JfU0VSSUFMX0NZQkVSSkFDSz1tCkNPTkZJR19VU0JfU0VSSUFMX1hJUkNPTT1tCkNPTkZJR19V U0JfU0VSSUFMX1dXQU49bQpDT05GSUdfVVNCX1NFUklBTF9PUFRJT049bQpDT05GSUdfVVNCX1NF UklBTF9PTU5JTkVUPW0KQ09ORklHX1VTQl9TRVJJQUxfT1BUSUNPTj1tCkNPTkZJR19VU0JfU0VS SUFMX1hTRU5TX01UPW0KIyBDT05GSUdfVVNCX1NFUklBTF9XSVNIQk9ORSBpcyBub3Qgc2V0CkNP TkZJR19VU0JfU0VSSUFMX1NTVTEwMD1tCkNPTkZJR19VU0JfU0VSSUFMX1FUMj1tCiMgQ09ORklH X1VTQl9TRVJJQUxfVVBENzhGMDczMCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0RFQlVH PW0KCiMKIyBVU0IgTWlzY2VsbGFuZW91cyBkcml2ZXJzCiMKQ09ORklHX1VTQl9FTUk2Mj1tCkNP TkZJR19VU0JfRU1JMjY9bQpDT05GSUdfVVNCX0FEVVRVWD1tCkNPTkZJR19VU0JfU0VWU0VHPW0K IyBDT05GSUdfVVNCX1JJTzUwMCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfTEVHT1RPV0VSPW0KQ09O RklHX1VTQl9MQ0Q9bQojIENPTkZJR19VU0JfQ1lQUkVTU19DWTdDNjMgaXMgbm90IHNldAojIENP TkZJR19VU0JfQ1lUSEVSTSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfSURNT1VTRT1tCkNPTkZJR19V U0JfRlRESV9FTEFOPW0KQ09ORklHX1VTQl9BUFBMRURJU1BMQVk9bQpDT05GSUdfVVNCX1NJU1VT QlZHQT1tCkNPTkZJR19VU0JfU0lTVVNCVkdBX0NPTj15CkNPTkZJR19VU0JfTEQ9bQojIENPTkZJ R19VU0JfVFJBTkNFVklCUkFUT1IgaXMgbm90IHNldApDT05GSUdfVVNCX0lPV0FSUklPUj1tCiMg Q09ORklHX1VTQl9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0VIU0VUX1RFU1RfRklYVFVS RSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfSVNJR0hURlc9bQojIENPTkZJR19VU0JfWVVSRVggaXMg bm90IHNldApDT05GSUdfVVNCX0VaVVNCX0ZYMj1tCiMgQ09ORklHX1VTQl9IVUJfVVNCMjUxWEIg aXMgbm90IHNldApDT05GSUdfVVNCX0hTSUNfVVNCMzUwMz1tCiMgQ09ORklHX1VTQl9IU0lDX1VT QjQ2MDQgaXMgbm90IHNldAojIENPTkZJR19VU0JfTElOS19MQVlFUl9URVNUIGlzIG5vdCBzZXQK IyBDT05GSUdfVVNCX0NIQU9TS0VZIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9BVE09bQpDT05GSUdf VVNCX1NQRUVEVE9VQ0g9bQpDT05GSUdfVVNCX0NYQUNSVT1tCkNPTkZJR19VU0JfVUVBR0xFQVRN PW0KQ09ORklHX1VTQl9YVVNCQVRNPW0KCiMKIyBVU0IgUGh5c2ljYWwgTGF5ZXIgZHJpdmVycwoj CkNPTkZJR19VU0JfUEhZPXkKQ09ORklHX05PUF9VU0JfWENFSVY9eQojIENPTkZJR19VU0JfR1BJ T19WQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTUDEzMDEgaXMgbm90IHNldApDT05GSUdf VVNCX0dBREdFVD15CiMgQ09ORklHX1VTQl9HQURHRVRfREVCVUcgaXMgbm90IHNldAojIENPTkZJ R19VU0JfR0FER0VUX0RFQlVHX0ZJTEVTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0dBREdFVF9E RUJVR19GUyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfR0FER0VUX1ZCVVNfRFJBVz0yCkNPTkZJR19V U0JfR0FER0VUX1NUT1JBR0VfTlVNX0JVRkZFUlM9MgoKIwojIFVTQiBQZXJpcGhlcmFsIENvbnRy b2xsZXIKIwojIENPTkZJR19VU0JfRk9URzIxMF9VREMgaXMgbm90IHNldAojIENPTkZJR19VU0Jf R1JfVURDIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1I4QTY2NTk3IGlzIG5vdCBzZXQKIyBDT05G SUdfVVNCX1BYQTI3WCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9NVl9VREMgaXMgbm90IHNldAoj IENPTkZJR19VU0JfTVZfVTNEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX002NjU5MiBpcyBub3Qg c2V0CiMgQ09ORklHX1VTQl9CRENfVURDIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0FNRDU1MzZV REMgaXMgbm90IHNldAojIENPTkZJR19VU0JfTkVUMjI3MiBpcyBub3Qgc2V0CiMgQ09ORklHX1VT Ql9ORVQyMjgwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0dPS1UgaXMgbm90IHNldAojIENPTkZJ R19VU0JfRUcyMFQgaXMgbm90IHNldAojIENPTkZJR19VU0JfRFVNTVlfSENEIGlzIG5vdCBzZXQK Q09ORklHX1VTQl9MSUJDT01QT1NJVEU9bQpDT05GSUdfVVNCX0ZfTUFTU19TVE9SQUdFPW0KIyBD T05GSUdfVVNCX0NPTkZJR0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX1pFUk8gaXMgbm90IHNl dAojIENPTkZJR19VU0JfQVVESU8gaXMgbm90IHNldAojIENPTkZJR19VU0JfRVRIIGlzIG5vdCBz ZXQKIyBDT05GSUdfVVNCX0dfTkNNIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0dBREdFVEZTIGlz IG5vdCBzZXQKIyBDT05GSUdfVVNCX0ZVTkNUSU9ORlMgaXMgbm90IHNldApDT05GSUdfVVNCX01B U1NfU1RPUkFHRT1tCiMgQ09ORklHX1VTQl9HQURHRVRfVEFSR0VUIGlzIG5vdCBzZXQKIyBDT05G SUdfVVNCX0dfU0VSSUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01JRElfR0FER0VUIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX0dfUFJJTlRFUiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9DRENf Q09NUE9TSVRFIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0dfQUNNX01TIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX0dfTVVMVEkgaXMgbm90IHNldAojIENPTkZJR19VU0JfR19ISUQgaXMgbm90IHNl dAojIENPTkZJR19VU0JfR19EQkdQIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0dfV0VCQ0FNIGlz IG5vdCBzZXQKIyBDT05GSUdfVFlQRUMgaXMgbm90IHNldAojIENPTkZJR19VU0JfUk9MRV9TV0lU Q0ggaXMgbm90IHNldAojIENPTkZJR19VU0JfTEVEX1RSSUcgaXMgbm90IHNldAojIENPTkZJR19V U0JfVUxQSV9CVVMgaXMgbm90IHNldApDT05GSUdfVVdCPW0KQ09ORklHX1VXQl9IV0E9bQpDT05G SUdfVVdCX1dIQ0k9bQpDT05GSUdfVVdCX0kxNDgwVT1tCkNPTkZJR19NTUM9bQpDT05GSUdfTU1D X0JMT0NLPW0KQ09ORklHX01NQ19CTE9DS19NSU5PUlM9OApDT05GSUdfU0RJT19VQVJUPW0KIyBD T05GSUdfTU1DX1RFU1QgaXMgbm90IHNldAoKIwojIE1NQy9TRC9TRElPIEhvc3QgQ29udHJvbGxl ciBEcml2ZXJzCiMKIyBDT05GSUdfTU1DX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX01NQ19TREhD ST1tCkNPTkZJR19NTUNfU0RIQ0lfUENJPW0KQ09ORklHX01NQ19SSUNPSF9NTUM9eQpDT05GSUdf TU1DX1NESENJX0FDUEk9bQpDT05GSUdfTU1DX1NESENJX1BMVEZNPW0KIyBDT05GSUdfTU1DX1NE SENJX0ZfU0RIMzAgaXMgbm90IHNldAojIENPTkZJR19NTUNfV0JTRCBpcyBub3Qgc2V0CkNPTkZJ R19NTUNfVElGTV9TRD1tCiMgQ09ORklHX01NQ19TUEkgaXMgbm90IHNldApDT05GSUdfTU1DX0NC NzEwPW0KQ09ORklHX01NQ19WSUFfU0RNTUM9bQpDT05GSUdfTU1DX1ZVQjMwMD1tCkNPTkZJR19N TUNfVVNIQz1tCiMgQ09ORklHX01NQ19VU0RISTZST0wwIGlzIG5vdCBzZXQKQ09ORklHX01NQ19D UUhDST1tCiMgQ09ORklHX01NQ19UT1NISUJBX1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX01NQ19N VEsgaXMgbm90IHNldAojIENPTkZJR19NTUNfU0RIQ0lfWEVOT04gaXMgbm90IHNldApDT05GSUdf TUVNU1RJQ0s9bQojIENPTkZJR19NRU1TVElDS19ERUJVRyBpcyBub3Qgc2V0CgojCiMgTWVtb3J5 U3RpY2sgZHJpdmVycwojCiMgQ09ORklHX01FTVNUSUNLX1VOU0FGRV9SRVNVTUUgaXMgbm90IHNl dApDT05GSUdfTVNQUk9fQkxPQ0s9bQojIENPTkZJR19NU19CTE9DSyBpcyBub3Qgc2V0CgojCiMg TWVtb3J5U3RpY2sgSG9zdCBDb250cm9sbGVyIERyaXZlcnMKIwpDT05GSUdfTUVNU1RJQ0tfVElG TV9NUz1tCkNPTkZJR19NRU1TVElDS19KTUlDUk9OXzM4WD1tCkNPTkZJR19NRU1TVElDS19SNTky PW0KQ09ORklHX05FV19MRURTPXkKQ09ORklHX0xFRFNfQ0xBU1M9eQojIENPTkZJR19MRURTX0NM QVNTX0ZMQVNIIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19CUklHSFRORVNTX0hXX0NIQU5HRUQg aXMgbm90IHNldAoKIwojIExFRCBkcml2ZXJzCiMKIyBDT05GSUdfTEVEU19BUFUgaXMgbm90IHNl dApDT05GSUdfTEVEU19MTTM1MzA9bQojIENPTkZJR19MRURTX0xNMzY0MiBpcyBub3Qgc2V0CiMg Q09ORklHX0xFRFNfUENBOTUzMiBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfR1BJTyBpcyBub3Qg c2V0CkNPTkZJR19MRURTX0xQMzk0ND1tCiMgQ09ORklHX0xFRFNfTFAzOTUyIGlzIG5vdCBzZXQK Q09ORklHX0xFRFNfTFA1NVhYX0NPTU1PTj1tCkNPTkZJR19MRURTX0xQNTUyMT1tCkNPTkZJR19M RURTX0xQNTUyMz1tCkNPTkZJR19MRURTX0xQNTU2Mj1tCiMgQ09ORklHX0xFRFNfTFA4NTAxIGlz IG5vdCBzZXQKQ09ORklHX0xFRFNfQ0xFVk9fTUFJTD1tCiMgQ09ORklHX0xFRFNfUENBOTU1WCBp cyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfUENBOTYzWCBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNf REFDMTI0UzA4NSBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfUFdNIGlzIG5vdCBzZXQKIyBDT05G SUdfTEVEU19CRDI4MDIgaXMgbm90IHNldApDT05GSUdfTEVEU19JTlRFTF9TUzQyMDA9bQojIENP TkZJR19MRURTX0xUMzU5MyBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVENBNjUwNyBpcyBub3Qg c2V0CiMgQ09ORklHX0xFRFNfVExDNTkxWFggaXMgbm90IHNldAojIENPTkZJR19MRURTX0xNMzU1 eCBpcyBub3Qgc2V0CgojCiMgTEVEIGRyaXZlciBmb3IgYmxpbmsoMSkgVVNCIFJHQiBMRUQgaXMg dW5kZXIgU3BlY2lhbCBISUQgZHJpdmVycyAoSElEX1RISU5HTSkKIwpDT05GSUdfTEVEU19CTElO S009bQojIENPTkZJR19MRURTX01MWENQTEQgaXMgbm90IHNldAojIENPTkZJR19MRURTX01MWFJF RyBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVVNFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNf TklDNzhCWCBpcyBub3Qgc2V0CgojCiMgTEVEIFRyaWdnZXJzCiMKQ09ORklHX0xFRFNfVFJJR0dF UlM9eQpDT05GSUdfTEVEU19UUklHR0VSX1RJTUVSPW0KQ09ORklHX0xFRFNfVFJJR0dFUl9PTkVT SE9UPW0KIyBDT05GSUdfTEVEU19UUklHR0VSX0RJU0sgaXMgbm90IHNldAojIENPTkZJR19MRURT X1RSSUdHRVJfTVREIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfVFJJR0dFUl9IRUFSVEJFQVQ9bQpD T05GSUdfTEVEU19UUklHR0VSX0JBQ0tMSUdIVD1tCiMgQ09ORklHX0xFRFNfVFJJR0dFUl9DUFUg aXMgbm90IHNldAojIENPTkZJR19MRURTX1RSSUdHRVJfQUNUSVZJVFkgaXMgbm90IHNldAojIENP TkZJR19MRURTX1RSSUdHRVJfR1BJTyBpcyBub3Qgc2V0CkNPTkZJR19MRURTX1RSSUdHRVJfREVG QVVMVF9PTj1tCgojCiMgaXB0YWJsZXMgdHJpZ2dlciBpcyB1bmRlciBOZXRmaWx0ZXIgY29uZmln IChMRUQgdGFyZ2V0KQojCkNPTkZJR19MRURTX1RSSUdHRVJfVFJBTlNJRU5UPW0KQ09ORklHX0xF RFNfVFJJR0dFUl9DQU1FUkE9bQojIENPTkZJR19MRURTX1RSSUdHRVJfUEFOSUMgaXMgbm90IHNl dAojIENPTkZJR19MRURTX1RSSUdHRVJfTkVUREVWIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19U UklHR0VSX1BBVFRFUk4gaXMgbm90IHNldApDT05GSUdfTEVEU19UUklHR0VSX0FVRElPPW0KIyBD T05GSUdfQUNDRVNTSUJJTElUWSBpcyBub3Qgc2V0CiMgQ09ORklHX0lORklOSUJBTkQgaXMgbm90 IHNldApDT05GSUdfRURBQ19BVE9NSUNfU0NSVUI9eQpDT05GSUdfRURBQ19TVVBQT1JUPXkKQ09O RklHX0VEQUM9eQpDT05GSUdfRURBQ19MRUdBQ1lfU1lTRlM9eQojIENPTkZJR19FREFDX0RFQlVH IGlzIG5vdCBzZXQKQ09ORklHX0VEQUNfREVDT0RFX01DRT1tCiMgQ09ORklHX0VEQUNfR0hFUyBp cyBub3Qgc2V0CkNPTkZJR19FREFDX0FNRDY0PW0KIyBDT05GSUdfRURBQ19BTUQ2NF9FUlJPUl9J TkpFQ1RJT04gaXMgbm90IHNldApDT05GSUdfRURBQ19FNzUyWD1tCkNPTkZJR19FREFDX0k4Mjk3 NVg9bQpDT05GSUdfRURBQ19JMzAwMD1tCkNPTkZJR19FREFDX0kzMjAwPW0KIyBDT05GSUdfRURB Q19JRTMxMjAwIGlzIG5vdCBzZXQKQ09ORklHX0VEQUNfWDM4PW0KQ09ORklHX0VEQUNfSTU0MDA9 bQpDT05GSUdfRURBQ19JN0NPUkU9bQpDT05GSUdfRURBQ19JNTAwMD1tCkNPTkZJR19FREFDX0k1 MTAwPW0KQ09ORklHX0VEQUNfSTczMDA9bQpDT05GSUdfRURBQ19TQlJJREdFPW0KQ09ORklHX0VE QUNfU0tYPW0KIyBDT05GSUdfRURBQ19QTkQyIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19MSUI9eQpD T05GSUdfUlRDX01DMTQ2ODE4X0xJQj15CkNPTkZJR19SVENfQ0xBU1M9eQpDT05GSUdfUlRDX0hD VE9TWVM9eQpDT05GSUdfUlRDX0hDVE9TWVNfREVWSUNFPSJydGMwIgojIENPTkZJR19SVENfU1lT VE9IQyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19SVENf TlZNRU09eQoKIwojIFJUQyBpbnRlcmZhY2VzCiMKQ09ORklHX1JUQ19JTlRGX1NZU0ZTPXkKQ09O RklHX1JUQ19JTlRGX1BST0M9eQpDT05GSUdfUlRDX0lOVEZfREVWPXkKIyBDT05GSUdfUlRDX0lO VEZfREVWX1VJRV9FTVVMIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9URVNUIGlzIG5vdCBz ZXQKCiMKIyBJMkMgUlRDIGRyaXZlcnMKIwojIENPTkZJR19SVENfRFJWX0FCQjVaRVMzIGlzIG5v dCBzZXQKIyBDT05GSUdfUlRDX0RSVl9BQlg4MFggaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9E UzEzMDc9bQojIENPTkZJR19SVENfRFJWX0RTMTMwN19DRU5UVVJZIGlzIG5vdCBzZXQKQ09ORklH X1JUQ19EUlZfRFMxMzc0PW0KIyBDT05GSUdfUlRDX0RSVl9EUzEzNzRfV0RUIGlzIG5vdCBzZXQK Q09ORklHX1JUQ19EUlZfRFMxNjcyPW0KQ09ORklHX1JUQ19EUlZfTUFYNjkwMD1tCkNPTkZJR19S VENfRFJWX1JTNUMzNzI9bQpDT05GSUdfUlRDX0RSVl9JU0wxMjA4PW0KQ09ORklHX1JUQ19EUlZf SVNMMTIwMjI9bQpDT05GSUdfUlRDX0RSVl9YMTIwNT1tCkNPTkZJR19SVENfRFJWX1BDRjg1MjM9 bQojIENPTkZJR19SVENfRFJWX1BDRjg1MDYzIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9Q Q0Y4NTM2MyBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX1BDRjg1NjM9bQpDT05GSUdfUlRDX0RS Vl9QQ0Y4NTgzPW0KQ09ORklHX1JUQ19EUlZfTTQxVDgwPW0KQ09ORklHX1JUQ19EUlZfTTQxVDgw X1dEVD15CkNPTkZJR19SVENfRFJWX0JRMzJLPW0KIyBDT05GSUdfUlRDX0RSVl9TMzUzOTBBIGlz IG5vdCBzZXQKQ09ORklHX1JUQ19EUlZfRk0zMTMwPW0KIyBDT05GSUdfUlRDX0RSVl9SWDgwMTAg aXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9SWDg1ODE9bQpDT05GSUdfUlRDX0RSVl9SWDgwMjU9 bQpDT05GSUdfUlRDX0RSVl9FTTMwMjc9bQojIENPTkZJR19SVENfRFJWX1JWODgwMyBpcyBub3Qg c2V0CgojCiMgU1BJIFJUQyBkcml2ZXJzCiMKIyBDT05GSUdfUlRDX0RSVl9NNDFUOTMgaXMgbm90 IHNldAojIENPTkZJR19SVENfRFJWX000MVQ5NCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZf RFMxMzAyIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzMDUgaXMgbm90IHNldAojIENP TkZJR19SVENfRFJWX0RTMTM0MyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfRFMxMzQ3IGlz IG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzOTAgaXMgbm90IHNldAojIENPTkZJR19SVENf RFJWX01BWDY5MTYgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1I5NzAxIGlzIG5vdCBzZXQK IyBDT05GSUdfUlRDX0RSVl9SWDQ1ODEgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1JYNjEx MCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUlM1QzM0OCBpcyBub3Qgc2V0CiMgQ09ORklH X1JUQ19EUlZfTUFYNjkwMiBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUENGMjEyMyBpcyBu b3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTUNQNzk1IGlzIG5vdCBzZXQKQ09ORklHX1JUQ19JMkNf QU5EX1NQST15CgojCiMgU1BJIGFuZCBJMkMgUlRDIGRyaXZlcnMKIwpDT05GSUdfUlRDX0RSVl9E UzMyMzI9bQpDT05GSUdfUlRDX0RSVl9EUzMyMzJfSFdNT049eQojIENPTkZJR19SVENfRFJWX1BD RjIxMjcgaXMgbm90IHNldApDT05GSUdfUlRDX0RSVl9SVjMwMjlDMj1tCkNPTkZJR19SVENfRFJW X1JWMzAyOV9IV01PTj15CgojCiMgUGxhdGZvcm0gUlRDIGRyaXZlcnMKIwpDT05GSUdfUlRDX0RS Vl9DTU9TPXkKQ09ORklHX1JUQ19EUlZfRFMxMjg2PW0KQ09ORklHX1JUQ19EUlZfRFMxNTExPW0K Q09ORklHX1JUQ19EUlZfRFMxNTUzPW0KIyBDT05GSUdfUlRDX0RSVl9EUzE2ODVfRkFNSUxZIGlz IG5vdCBzZXQKQ09ORklHX1JUQ19EUlZfRFMxNzQyPW0KQ09ORklHX1JUQ19EUlZfRFMyNDA0PW0K Q09ORklHX1JUQ19EUlZfU1RLMTdUQTg9bQojIENPTkZJR19SVENfRFJWX000OFQ4NiBpcyBub3Qg c2V0CkNPTkZJR19SVENfRFJWX000OFQzNT1tCkNPTkZJR19SVENfRFJWX000OFQ1OT1tCkNPTkZJ R19SVENfRFJWX01TTTYyNDI9bQpDT05GSUdfUlRDX0RSVl9CUTQ4MDI9bQpDT05GSUdfUlRDX0RS Vl9SUDVDMDE9bQpDT05GSUdfUlRDX0RSVl9WMzAyMD1tCgojCiMgb24tQ1BVIFJUQyBkcml2ZXJz CiMKIyBDT05GSUdfUlRDX0RSVl9GVFJUQzAxMCBpcyBub3Qgc2V0CgojCiMgSElEIFNlbnNvciBS VEMgZHJpdmVycwojCiMgQ09ORklHX1JUQ19EUlZfSElEX1NFTlNPUl9USU1FIGlzIG5vdCBzZXQK Q09ORklHX0RNQURFVklDRVM9eQojIENPTkZJR19ETUFERVZJQ0VTX0RFQlVHIGlzIG5vdCBzZXQK CiMKIyBETUEgRGV2aWNlcwojCkNPTkZJR19ETUFfRU5HSU5FPXkKQ09ORklHX0RNQV9WSVJUVUFM X0NIQU5ORUxTPXkKQ09ORklHX0RNQV9BQ1BJPXkKIyBDT05GSUdfQUxURVJBX01TR0RNQSBpcyBu b3Qgc2V0CiMgQ09ORklHX0lOVEVMX0lETUE2NCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX0lP QVRETUEgaXMgbm90IHNldAojIENPTkZJR19RQ09NX0hJRE1BX01HTVQgaXMgbm90IHNldAojIENP TkZJR19RQ09NX0hJRE1BIGlzIG5vdCBzZXQKQ09ORklHX0RXX0RNQUNfQ09SRT15CkNPTkZJR19E V19ETUFDPW0KQ09ORklHX0RXX0RNQUNfUENJPXkKQ09ORklHX0hTVV9ETUE9eQoKIwojIERNQSBD bGllbnRzCiMKQ09ORklHX0FTWU5DX1RYX0RNQT15CkNPTkZJR19ETUFURVNUPW0KQ09ORklHX0RN QV9FTkdJTkVfUkFJRD15CgojCiMgRE1BQlVGIG9wdGlvbnMKIwpDT05GSUdfU1lOQ19GSUxFPXkK Q09ORklHX1NXX1NZTkM9eQojIENPTkZJR19VRE1BQlVGIGlzIG5vdCBzZXQKQ09ORklHX0FVWERJ U1BMQVk9eQojIENPTkZJR19IRDQ0NzgwIGlzIG5vdCBzZXQKQ09ORklHX0tTMDEwOD1tCkNPTkZJ R19LUzAxMDhfUE9SVD0weDM3OApDT05GSUdfS1MwMTA4X0RFTEFZPTIKQ09ORklHX0NGQUcxMjg2 NEI9bQpDT05GSUdfQ0ZBRzEyODY0Ql9SQVRFPTIwCiMgQ09ORklHX0lNR19BU0NJSV9MQ0QgaXMg bm90IHNldAojIENPTkZJR19QQU5FTCBpcyBub3Qgc2V0CkNPTkZJR19VSU89bQpDT05GSUdfVUlP X0NJRj1tCkNPTkZJR19VSU9fUERSVl9HRU5JUlE9bQojIENPTkZJR19VSU9fRE1FTV9HRU5JUlEg aXMgbm90IHNldApDT05GSUdfVUlPX0FFQz1tCkNPTkZJR19VSU9fU0VSQ09TMz1tCkNPTkZJR19V SU9fUENJX0dFTkVSSUM9bQojIENPTkZJR19VSU9fTkVUWCBpcyBub3Qgc2V0CiMgQ09ORklHX1VJ T19QUlVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VJT19NRjYyNCBpcyBub3Qgc2V0CiMgQ09ORklH X1VJT19IVl9HRU5FUklDIGlzIG5vdCBzZXQKQ09ORklHX1ZGSU9fSU9NTVVfVFlQRTE9bQpDT05G SUdfVkZJT19WSVJRRkQ9bQpDT05GSUdfVkZJTz1tCiMgQ09ORklHX1ZGSU9fTk9JT01NVSBpcyBu b3Qgc2V0CkNPTkZJR19WRklPX1BDST1tCiMgQ09ORklHX1ZGSU9fUENJX1ZHQSBpcyBub3Qgc2V0 CkNPTkZJR19WRklPX1BDSV9NTUFQPXkKQ09ORklHX1ZGSU9fUENJX0lOVFg9eQpDT05GSUdfVkZJ T19QQ0lfSUdEPXkKIyBDT05GSUdfVkZJT19NREVWIGlzIG5vdCBzZXQKQ09ORklHX0lSUV9CWVBB U1NfTUFOQUdFUj1tCiMgQ09ORklHX1ZJUlRfRFJJVkVSUyBpcyBub3Qgc2V0CkNPTkZJR19WSVJU SU89eQpDT05GSUdfVklSVElPX01FTlU9eQpDT05GSUdfVklSVElPX1BDST15CkNPTkZJR19WSVJU SU9fUENJX0xFR0FDWT15CkNPTkZJR19WSVJUSU9fQkFMTE9PTj15CiMgQ09ORklHX1ZJUlRJT19J TlBVVCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJUlRJT19NTUlPIGlzIG5vdCBzZXQKCiMKIyBNaWNy b3NvZnQgSHlwZXItViBndWVzdCBzdXBwb3J0CiMKQ09ORklHX0hZUEVSVj1tCkNPTkZJR19IWVBF UlZfVFNDUEFHRT15CkNPTkZJR19IWVBFUlZfVVRJTFM9bQpDT05GSUdfSFlQRVJWX0JBTExPT049 bQoKIwojIFhlbiBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19YRU5fQkFMTE9PTj15CiMgQ09ORklH X1hFTl9TRUxGQkFMTE9PTklORyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9CQUxMT09OX01FTU9S WV9IT1RQTFVHIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9TQ1JVQl9QQUdFU19ERUZBVUxUPXkKQ09O RklHX1hFTl9ERVZfRVZUQ0hOPW0KQ09ORklHX1hFTl9CQUNLRU5EPXkKQ09ORklHX1hFTkZTPW0K Q09ORklHX1hFTl9DT01QQVRfWEVORlM9eQpDT05GSUdfWEVOX1NZU19IWVBFUlZJU09SPXkKQ09O RklHX1hFTl9YRU5CVVNfRlJPTlRFTkQ9eQojIENPTkZJR19YRU5fR05UREVWIGlzIG5vdCBzZXQK IyBDT05GSUdfWEVOX0dSQU5UX0RFVl9BTExPQyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9HUkFO VF9ETUFfQUxMT0MgaXMgbm90IHNldApDT05GSUdfU1dJT1RMQl9YRU49eQpDT05GSUdfWEVOX1RN RU09bQpDT05GSUdfWEVOX1BDSURFVl9CQUNLRU5EPW0KIyBDT05GSUdfWEVOX1BWQ0FMTFNfRlJP TlRFTkQgaXMgbm90IHNldAojIENPTkZJR19YRU5fUFZDQUxMU19CQUNLRU5EIGlzIG5vdCBzZXQK IyBDT05GSUdfWEVOX1NDU0lfQkFDS0VORCBpcyBub3Qgc2V0CkNPTkZJR19YRU5fUFJJVkNNRD1t CkNPTkZJR19YRU5fQUNQSV9QUk9DRVNTT1I9bQojIENPTkZJR19YRU5fTUNFX0xPRyBpcyBub3Qg c2V0CkNPTkZJR19YRU5fSEFWRV9QVk1NVT15CkNPTkZJR19YRU5fRUZJPXkKQ09ORklHX1hFTl9B VVRPX1hMQVRFPXkKQ09ORklHX1hFTl9BQ1BJPXkKQ09ORklHX1hFTl9TWU1TPXkKQ09ORklHX1hF Tl9IQVZFX1ZQTVU9eQpDT05GSUdfU1RBR0lORz15CiMgQ09ORklHX1BSSVNNMl9VU0IgaXMgbm90 IHNldAojIENPTkZJR19DT01FREkgaXMgbm90IHNldAojIENPTkZJR19SVEw4MTkyVSBpcyBub3Qg c2V0CkNPTkZJR19SVExMSUI9bQpDT05GSUdfUlRMTElCX0NSWVBUT19DQ01QPW0KQ09ORklHX1JU TExJQl9DUllQVE9fVEtJUD1tCkNPTkZJR19SVExMSUJfQ1JZUFRPX1dFUD1tCkNPTkZJR19SVEw4 MTkyRT1tCiMgQ09ORklHX1JUTDg3MjNCUyBpcyBub3Qgc2V0CkNPTkZJR19SODcxMlU9bQojIENP TkZJR19SODE4OEVVIGlzIG5vdCBzZXQKIyBDT05GSUdfUjg4MjJCRSBpcyBub3Qgc2V0CiMgQ09O RklHX1JUUzUyMDggaXMgbm90IHNldAojIENPTkZJR19WVDY2NTUgaXMgbm90IHNldAojIENPTkZJ R19WVDY2NTYgaXMgbm90IHNldAojIENPTkZJR19GQl9TTTc1MCBpcyBub3Qgc2V0CiMgQ09ORklH X0ZCX1hHSSBpcyBub3Qgc2V0CgojCiMgU3BlYWt1cCBjb25zb2xlIHNwZWVjaAojCiMgQ09ORklH X1NQRUFLVVAgaXMgbm90IHNldAojIENPTkZJR19TVEFHSU5HX01FRElBIGlzIG5vdCBzZXQKCiMK IyBBbmRyb2lkCiMKIyBDT05GSUdfTFRFX0dETTcyNFggaXMgbm90IHNldApDT05GSUdfRklSRVdJ UkVfU0VSSUFMPW0KQ09ORklHX0ZXVFRZX01BWF9UT1RBTF9QT1JUUz02NApDT05GSUdfRldUVFlf TUFYX0NBUkRfUE9SVFM9MzIKIyBDT05GSUdfR1NfRlBHQUJPT1QgaXMgbm90IHNldAojIENPTkZJ R19VTklTWVNTUEFSIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVEZUIGlzIG5vdCBzZXQKIyBDT05G SUdfV0lMQzEwMDBfU0RJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1dJTEMxMDAwX1NQSSBpcyBub3Qg c2V0CiMgQ09ORklHX01PU1QgaXMgbm90IHNldAojIENPTkZJR19LUzcwMTAgaXMgbm90IHNldAoj IENPTkZJR19HUkVZQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1ZCT1hWSURFTyBpcyBub3Qg c2V0CiMgQ09ORklHX1BJNDMzIGlzIG5vdCBzZXQKIyBDT05GSUdfTVRLX01NQyBpcyBub3Qgc2V0 CgojCiMgR2Fza2V0IGRldmljZXMKIwojIENPTkZJR19TVEFHSU5HX0dBU0tFVF9GUkFNRVdPUksg aXMgbm90IHNldAojIENPTkZJR19YSUxfQVhJU19GSUZPIGlzIG5vdCBzZXQKIyBDT05GSUdfRVJP RlNfRlMgaXMgbm90IHNldApDT05GSUdfWDg2X1BMQVRGT1JNX0RFVklDRVM9eQpDT05GSUdfQUNF Ul9XTUk9bQojIENPTkZJR19BQ0VSX1dJUkVMRVNTIGlzIG5vdCBzZXQKQ09ORklHX0FDRVJIREY9 bQojIENPTkZJR19BTElFTldBUkVfV01JIGlzIG5vdCBzZXQKQ09ORklHX0FTVVNfTEFQVE9QPW0K Q09ORklHX0RDREJBUz1tCiMgQ09ORklHX0RFTExfU01CSU9TIGlzIG5vdCBzZXQKQ09ORklHX0RF TExfV01JX0FJTz1tCiMgQ09ORklHX0RFTExfV01JX0xFRCBpcyBub3Qgc2V0CiMgQ09ORklHX0RF TExfU01PODgwMCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFTExfUkJUTiBpcyBub3Qgc2V0CkNPTkZJ R19ERUxMX1JCVT1tCkNPTkZJR19GVUpJVFNVX0xBUFRPUD1tCkNPTkZJR19GVUpJVFNVX1RBQkxF VD1tCkNPTkZJR19BTUlMT19SRktJTEw9bQojIENPTkZJR19HUERfUE9DS0VUX0ZBTiBpcyBub3Qg c2V0CkNPTkZJR19IUF9BQ0NFTD1tCiMgQ09ORklHX0hQX1dJUkVMRVNTIGlzIG5vdCBzZXQKQ09O RklHX0hQX1dNST1tCiMgQ09ORklHX0xHX0xBUFRPUCBpcyBub3Qgc2V0CkNPTkZJR19NU0lfTEFQ VE9QPW0KQ09ORklHX1BBTkFTT05JQ19MQVBUT1A9bQpDT05GSUdfQ09NUEFMX0xBUFRPUD1tCkNP TkZJR19TT05ZX0xBUFRPUD1tCkNPTkZJR19TT05ZUElfQ09NUEFUPXkKQ09ORklHX0lERUFQQURf TEFQVE9QPW0KIyBDT05GSUdfU1VSRkFDRTNfV01JIGlzIG5vdCBzZXQKQ09ORklHX1RISU5LUEFE X0FDUEk9bQpDT05GSUdfVEhJTktQQURfQUNQSV9BTFNBX1NVUFBPUlQ9eQojIENPTkZJR19USElO S1BBRF9BQ1BJX0RFQlVHRkFDSUxJVElFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RISU5LUEFEX0FD UElfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19USElOS1BBRF9BQ1BJX1VOU0FGRV9MRURTIGlz IG5vdCBzZXQKQ09ORklHX1RISU5LUEFEX0FDUElfVklERU89eQpDT05GSUdfVEhJTktQQURfQUNQ SV9IT1RLRVlfUE9MTD15CkNPTkZJR19TRU5TT1JTX0hEQVBTPW0KIyBDT05GSUdfSU5URUxfTUVO TE9XIGlzIG5vdCBzZXQKQ09ORklHX0VFRVBDX0xBUFRPUD1tCkNPTkZJR19BU1VTX1dNST1tCkNP TkZJR19BU1VTX05CX1dNST1tCkNPTkZJR19FRUVQQ19XTUk9bQojIENPTkZJR19BU1VTX1dJUkVM RVNTIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfV01JPW0KQ09ORklHX1dNSV9CTU9GPW0KIyBDT05G SUdfSU5URUxfV01JX1RIVU5ERVJCT0xUIGlzIG5vdCBzZXQKQ09ORklHX01TSV9XTUk9bQojIENP TkZJR19QRUFRX1dNSSBpcyBub3Qgc2V0CkNPTkZJR19UT1BTVEFSX0xBUFRPUD1tCkNPTkZJR19U T1NISUJBX0JUX1JGS0lMTD1tCiMgQ09ORklHX1RPU0hJQkFfSEFQUyBpcyBub3Qgc2V0CiMgQ09O RklHX1RPU0hJQkFfV01JIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfQ01QQz1tCiMgQ09ORklHX0lO VEVMX0lOVDAwMDJfVkdQSU8gaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9ISURfRVZFTlQgaXMg bm90IHNldAojIENPTkZJR19JTlRFTF9WQlROIGlzIG5vdCBzZXQKQ09ORklHX0lOVEVMX0lQUz1t CiMgQ09ORklHX0lOVEVMX1BNQ19DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfSUJNX1JUTCBpcyBu b3Qgc2V0CkNPTkZJR19TQU1TVU5HX0xBUFRPUD1tCkNPTkZJR19NWE1fV01JPW0KQ09ORklHX0lO VEVMX09BS1RSQUlMPW0KQ09ORklHX1NBTVNVTkdfUTEwPW0KQ09ORklHX0FQUExFX0dNVVg9bQoj IENPTkZJR19JTlRFTF9SU1QgaXMgbm90IHNldAojIENPTkZJR19JTlRFTF9TTUFSVENPTk5FQ1Qg aXMgbm90IHNldAojIENPTkZJR19JTlRFTF9QTUNfSVBDIGlzIG5vdCBzZXQKIyBDT05GSUdfU1VS RkFDRV9QUk8zX0JVVFRPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1BVTklUX0lQQyBpcyBu b3Qgc2V0CiMgQ09ORklHX01MWF9QTEFURk9STSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1RV UkJPX01BWF8zIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VTFRJX0lOU1RBTlRJQVRFIGlzIG5v dCBzZXQKIyBDT05GSUdfSU5URUxfQVRPTUlTUDJfUE0gaXMgbm90IHNldAojIENPTkZJR19IVUFX RUlfV01JIGlzIG5vdCBzZXQKQ09ORklHX1BNQ19BVE9NPXkKIyBDT05GSUdfQ0hST01FX1BMQVRG T1JNUyBpcyBub3Qgc2V0CiMgQ09ORklHX01FTExBTk9YX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09O RklHX0NMS0RFVl9MT09LVVA9eQpDT05GSUdfSEFWRV9DTEtfUFJFUEFSRT15CkNPTkZJR19DT01N T05fQ0xLPXkKCiMKIyBDb21tb24gQ2xvY2sgRnJhbWV3b3JrCiMKIyBDT05GSUdfQ09NTU9OX0NM S19NQVg5NDg1IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19TSTUzNTEgaXMgbm90IHNl dAojIENPTkZJR19DT01NT05fQ0xLX1NJNTQ0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NM S19DRENFNzA2IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19DUzIwMDBfQ1AgaXMgbm90 IHNldAojIENPTkZJR19DT01NT05fQ0xLX1BXTSBpcyBub3Qgc2V0CiMgQ09ORklHX0hXU1BJTkxP Q0sgaXMgbm90IHNldAoKIwojIENsb2NrIFNvdXJjZSBkcml2ZXJzCiMKQ09ORklHX0NMS0VWVF9J ODI1Mz15CkNPTkZJR19JODI1M19MT0NLPXkKQ09ORklHX0NMS0JMRF9JODI1Mz15CkNPTkZJR19N QUlMQk9YPXkKQ09ORklHX1BDQz15CiMgQ09ORklHX0FMVEVSQV9NQk9YIGlzIG5vdCBzZXQKQ09O RklHX0lPTU1VX0FQST15CkNPTkZJR19JT01NVV9TVVBQT1JUPXkKCiMKIyBHZW5lcmljIElPTU1V IFBhZ2V0YWJsZSBTdXBwb3J0CiMKIyBDT05GSUdfSU9NTVVfREVCVUdGUyBpcyBub3Qgc2V0CiMg Q09ORklHX0lPTU1VX0RFRkFVTFRfUEFTU1RIUk9VR0ggaXMgbm90IHNldApDT05GSUdfSU9NTVVf SU9WQT15CkNPTkZJR19BTURfSU9NTVU9eQpDT05GSUdfQU1EX0lPTU1VX1YyPW0KQ09ORklHX0RN QVJfVEFCTEU9eQpDT05GSUdfSU5URUxfSU9NTVU9eQojIENPTkZJR19JTlRFTF9JT01NVV9TVk0g aXMgbm90IHNldAojIENPTkZJR19JTlRFTF9JT01NVV9ERUZBVUxUX09OIGlzIG5vdCBzZXQKQ09O RklHX0lOVEVMX0lPTU1VX0ZMT1BQWV9XQT15CkNPTkZJR19JUlFfUkVNQVA9eQoKIwojIFJlbW90 ZXByb2MgZHJpdmVycwojCiMgQ09ORklHX1JFTU9URVBST0MgaXMgbm90IHNldAoKIwojIFJwbXNn IGRyaXZlcnMKIwojIENPTkZJR19SUE1TR19RQ09NX0dMSU5LX1JQTSBpcyBub3Qgc2V0CiMgQ09O RklHX1JQTVNHX1ZJUlRJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1NPVU5EV0lSRSBpcyBub3Qgc2V0 CgojCiMgU09DIChTeXN0ZW0gT24gQ2hpcCkgc3BlY2lmaWMgRHJpdmVycwojCgojCiMgQW1sb2dp YyBTb0MgZHJpdmVycwojCgojCiMgQnJvYWRjb20gU29DIGRyaXZlcnMKIwoKIwojIE5YUC9GcmVl c2NhbGUgUW9ySVEgU29DIGRyaXZlcnMKIwoKIwojIGkuTVggU29DIGRyaXZlcnMKIwoKIwojIFF1 YWxjb21tIFNvQyBkcml2ZXJzCiMKIyBDT05GSUdfU09DX1RJIGlzIG5vdCBzZXQKCiMKIyBYaWxp bnggU29DIGRyaXZlcnMKIwojIENPTkZJR19YSUxJTlhfVkNVIGlzIG5vdCBzZXQKQ09ORklHX1BN X0RFVkZSRVE9eQoKIwojIERFVkZSRVEgR292ZXJub3JzCiMKQ09ORklHX0RFVkZSRVFfR09WX1NJ TVBMRV9PTkRFTUFORD1tCiMgQ09ORklHX0RFVkZSRVFfR09WX1BFUkZPUk1BTkNFIGlzIG5vdCBz ZXQKIyBDT05GSUdfREVWRlJFUV9HT1ZfUE9XRVJTQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfREVW RlJFUV9HT1ZfVVNFUlNQQUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfREVWRlJFUV9HT1ZfUEFTU0lW RSBpcyBub3Qgc2V0CgojCiMgREVWRlJFUSBEcml2ZXJzCiMKIyBDT05GSUdfUE1fREVWRlJFUV9F VkVOVCBpcyBub3Qgc2V0CkNPTkZJR19FWFRDT049eQoKIwojIEV4dGNvbiBEZXZpY2UgRHJpdmVy cwojCiMgQ09ORklHX0VYVENPTl9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfRVhUQ09OX0lOVEVM X0lOVDM0OTYgaXMgbm90IHNldAojIENPTkZJR19FWFRDT05fTUFYMzM1NSBpcyBub3Qgc2V0CiMg Q09ORklHX0VYVENPTl9SVDg5NzNBIGlzIG5vdCBzZXQKIyBDT05GSUdfRVhUQ09OX1NNNTUwMiBp cyBub3Qgc2V0CiMgQ09ORklHX0VYVENPTl9VU0JfR1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHX01F TU9SWSBpcyBub3Qgc2V0CiMgQ09ORklHX0lJTyBpcyBub3Qgc2V0CkNPTkZJR19OVEI9bQojIENP TkZJR19OVEJfQU1EIGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX0lEVCBpcyBub3Qgc2V0CiMgQ09O RklHX05UQl9JTlRFTCBpcyBub3Qgc2V0CiMgQ09ORklHX05UQl9TV0lUQ0hURUMgaXMgbm90IHNl dAojIENPTkZJR19OVEJfUElOR1BPTkcgaXMgbm90IHNldAojIENPTkZJR19OVEJfVE9PTCBpcyBu b3Qgc2V0CiMgQ09ORklHX05UQl9QRVJGIGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX1RSQU5TUE9S VCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZNRV9CVVMgaXMgbm90IHNldApDT05GSUdfUFdNPXkKQ09O RklHX1BXTV9TWVNGUz15CkNPTkZJR19QV01fTFBTUz1tCkNPTkZJR19QV01fTFBTU19QQ0k9bQpD T05GSUdfUFdNX0xQU1NfUExBVEZPUk09bQojIENPTkZJR19QV01fUENBOTY4NSBpcyBub3Qgc2V0 CgojCiMgSVJRIGNoaXAgc3VwcG9ydAojCkNPTkZJR19BUk1fR0lDX01BWF9OUj0xCiMgQ09ORklH X0lQQUNLX0JVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1JFU0VUX0NPTlRST0xMRVIgaXMgbm90IHNl dAojIENPTkZJR19GTUMgaXMgbm90IHNldAoKIwojIFBIWSBTdWJzeXN0ZW0KIwpDT05GSUdfR0VO RVJJQ19QSFk9eQojIENPTkZJR19CQ01fS09OQV9VU0IyX1BIWSBpcyBub3Qgc2V0CiMgQ09ORklH X1BIWV9QWEFfMjhOTV9IU0lDIGlzIG5vdCBzZXQKIyBDT05GSUdfUEhZX1BYQV8yOE5NX1VTQjIg aXMgbm90IHNldApDT05GSUdfUE9XRVJDQVA9eQpDT05GSUdfSU5URUxfUkFQTD1tCiMgQ09ORklH X0lETEVfSU5KRUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNCIGlzIG5vdCBzZXQKCiMKIyBQZXJm b3JtYW5jZSBtb25pdG9yIHN1cHBvcnQKIwpDT05GSUdfUkFTPXkKIyBDT05GSUdfUkFTX0NFQyBp cyBub3Qgc2V0CiMgQ09ORklHX1RIVU5ERVJCT0xUIGlzIG5vdCBzZXQKCiMKIyBBbmRyb2lkCiMK IyBDT05GSUdfQU5EUk9JRCBpcyBub3Qgc2V0CkNPTkZJR19MSUJOVkRJTU09bQpDT05GSUdfQkxL X0RFVl9QTUVNPW0KQ09ORklHX05EX0JMSz1tCkNPTkZJR19ORF9DTEFJTT15CkNPTkZJR19ORF9C VFQ9bQpDT05GSUdfQlRUPXkKQ09ORklHX05EX1BGTj1tCkNPTkZJR19OVkRJTU1fUEZOPXkKQ09O RklHX05WRElNTV9EQVg9eQpDT05GSUdfTlZESU1NX0tFWVM9eQpDT05GSUdfREFYX0RSSVZFUj15 CkNPTkZJR19EQVg9eQpDT05GSUdfREVWX0RBWD1tCkNPTkZJR19ERVZfREFYX1BNRU09bQpDT05G SUdfTlZNRU09eQoKIwojIEhXIHRyYWNpbmcgc3VwcG9ydAojCkNPTkZJR19TVE09bQojIENPTkZJ R19TVE1fUFJPVE9fQkFTSUMgaXMgbm90IHNldAojIENPTkZJR19TVE1fUFJPVE9fU1lTX1QgaXMg bm90IHNldApDT05GSUdfU1RNX0RVTU1ZPW0KQ09ORklHX1NUTV9TT1VSQ0VfQ09OU09MRT1tCkNP TkZJR19TVE1fU09VUkNFX0hFQVJUQkVBVD1tCkNPTkZJR19TVE1fU09VUkNFX0ZUUkFDRT1tCkNP TkZJR19JTlRFTF9USD1tCkNPTkZJR19JTlRFTF9USF9QQ0k9bQojIENPTkZJR19JTlRFTF9USF9B Q1BJIGlzIG5vdCBzZXQKQ09ORklHX0lOVEVMX1RIX0dUSD1tCkNPTkZJR19JTlRFTF9USF9TVEg9 bQpDT05GSUdfSU5URUxfVEhfTVNVPW0KQ09ORklHX0lOVEVMX1RIX1BUST1tCiMgQ09ORklHX0lO VEVMX1RIX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfRlBHQSBpcyBub3Qgc2V0CkNPTkZJR19Q TV9PUFA9eQojIENPTkZJR19VTklTWVNfVklTT1JCVVMgaXMgbm90IHNldAojIENPTkZJR19TSU9Y IGlzIG5vdCBzZXQKIyBDT05GSUdfU0xJTUJVUyBpcyBub3Qgc2V0CgojCiMgRmlsZSBzeXN0ZW1z CiMKQ09ORklHX0RDQUNIRV9XT1JEX0FDQ0VTUz15CkNPTkZJR19GU19JT01BUD15CiMgQ09ORklH X0VYVDJfRlMgaXMgbm90IHNldAojIENPTkZJR19FWFQzX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0VY VDRfRlM9eQpDT05GSUdfRVhUNF9VU0VfRk9SX0VYVDI9eQpDT05GSUdfRVhUNF9GU19QT1NJWF9B Q0w9eQpDT05GSUdfRVhUNF9GU19TRUNVUklUWT15CkNPTkZJR19FWFQ0X0VOQ1JZUFRJT049eQpD T05GSUdfRVhUNF9GU19FTkNSWVBUSU9OPXkKIyBDT05GSUdfRVhUNF9ERUJVRyBpcyBub3Qgc2V0 CkNPTkZJR19KQkQyPXkKIyBDT05GSUdfSkJEMl9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19GU19N QkNBQ0hFPXkKIyBDT05GSUdfUkVJU0VSRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19KRlNfRlMg aXMgbm90IHNldApDT05GSUdfWEZTX0ZTPW0KQ09ORklHX1hGU19RVU9UQT15CkNPTkZJR19YRlNf UE9TSVhfQUNMPXkKQ09ORklHX1hGU19SVD15CkNPTkZJR19YRlNfT05MSU5FX1NDUlVCPXkKQ09O RklHX1hGU19PTkxJTkVfUkVQQUlSPXkKQ09ORklHX1hGU19ERUJVRz15CkNPTkZJR19YRlNfQVNT RVJUX0ZBVEFMPXkKQ09ORklHX0dGUzJfRlM9bQpDT05GSUdfR0ZTMl9GU19MT0NLSU5HX0RMTT15 CkNPTkZJR19PQ0ZTMl9GUz1tCkNPTkZJR19PQ0ZTMl9GU19PMkNCPW0KQ09ORklHX09DRlMyX0ZT X1VTRVJTUEFDRV9DTFVTVEVSPW0KQ09ORklHX09DRlMyX0ZTX1NUQVRTPXkKQ09ORklHX09DRlMy X0RFQlVHX01BU0tMT0c9eQojIENPTkZJR19PQ0ZTMl9ERUJVR19GUyBpcyBub3Qgc2V0CkNPTkZJ R19CVFJGU19GUz1tCkNPTkZJR19CVFJGU19GU19QT1NJWF9BQ0w9eQojIENPTkZJR19CVFJGU19G U19DSEVDS19JTlRFR1JJVFkgaXMgbm90IHNldAojIENPTkZJR19CVFJGU19GU19SVU5fU0FOSVRZ X1RFU1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRSRlNfREVCVUcgaXMgbm90IHNldAojIENPTkZJ R19CVFJGU19BU1NFUlQgaXMgbm90IHNldAojIENPTkZJR19CVFJGU19GU19SRUZfVkVSSUZZIGlz IG5vdCBzZXQKIyBDT05GSUdfTklMRlMyX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0YyRlNfRlM9bQpD T05GSUdfRjJGU19TVEFUX0ZTPXkKQ09ORklHX0YyRlNfRlNfWEFUVFI9eQpDT05GSUdfRjJGU19G U19QT1NJWF9BQ0w9eQojIENPTkZJR19GMkZTX0ZTX1NFQ1VSSVRZIGlzIG5vdCBzZXQKIyBDT05G SUdfRjJGU19DSEVDS19GUyBpcyBub3Qgc2V0CkNPTkZJR19GMkZTX0ZTX0VOQ1JZUFRJT049eQoj IENPTkZJR19GMkZTX0lPX1RSQUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfRjJGU19GQVVMVF9JTkpF Q1RJT04gaXMgbm90IHNldApDT05GSUdfRlNfREFYPXkKQ09ORklHX0ZTX0RBWF9QTUQ9eQpDT05G SUdfRlNfUE9TSVhfQUNMPXkKQ09ORklHX0VYUE9SVEZTPXkKIyBDT05GSUdfRVhQT1JURlNfQkxP Q0tfT1BTIGlzIG5vdCBzZXQKQ09ORklHX0ZJTEVfTE9DS0lORz15CkNPTkZJR19NQU5EQVRPUllf RklMRV9MT0NLSU5HPXkKQ09ORklHX0ZTX0VOQ1JZUFRJT049eQpDT05GSUdfRlNOT1RJRlk9eQpD T05GSUdfRE5PVElGWT15CkNPTkZJR19JTk9USUZZX1VTRVI9eQpDT05GSUdfRkFOT1RJRlk9eQpD T05GSUdfRkFOT1RJRllfQUNDRVNTX1BFUk1JU1NJT05TPXkKQ09ORklHX1FVT1RBPXkKQ09ORklH X1FVT1RBX05FVExJTktfSU5URVJGQUNFPXkKQ09ORklHX1BSSU5UX1FVT1RBX1dBUk5JTkc9eQoj IENPTkZJR19RVU9UQV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19RVU9UQV9UUkVFPXkKIyBDT05G SUdfUUZNVF9WMSBpcyBub3Qgc2V0CkNPTkZJR19RRk1UX1YyPXkKQ09ORklHX1FVT1RBQ1RMPXkK Q09ORklHX1FVT1RBQ1RMX0NPTVBBVD15CkNPTkZJR19BVVRPRlM0X0ZTPXkKQ09ORklHX0FVVE9G U19GUz15CkNPTkZJR19GVVNFX0ZTPW0KQ09ORklHX0NVU0U9bQpDT05GSUdfT1ZFUkxBWV9GUz1t CiMgQ09ORklHX09WRVJMQVlfRlNfUkVESVJFQ1RfRElSIGlzIG5vdCBzZXQKQ09ORklHX09WRVJM QVlfRlNfUkVESVJFQ1RfQUxXQVlTX0ZPTExPVz15CiMgQ09ORklHX09WRVJMQVlfRlNfSU5ERVgg aXMgbm90IHNldAojIENPTkZJR19PVkVSTEFZX0ZTX1hJTk9fQVVUTyBpcyBub3Qgc2V0CiMgQ09O RklHX09WRVJMQVlfRlNfTUVUQUNPUFkgaXMgbm90IHNldAoKIwojIENhY2hlcwojCkNPTkZJR19G U0NBQ0hFPW0KQ09ORklHX0ZTQ0FDSEVfU1RBVFM9eQojIENPTkZJR19GU0NBQ0hFX0hJU1RPR1JB TSBpcyBub3Qgc2V0CiMgQ09ORklHX0ZTQ0FDSEVfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19G U0NBQ0hFX09CSkVDVF9MSVNUIGlzIG5vdCBzZXQKQ09ORklHX0NBQ0hFRklMRVM9bQojIENPTkZJ R19DQUNIRUZJTEVTX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FDSEVGSUxFU19ISVNUT0dS QU0gaXMgbm90IHNldAoKIwojIENELVJPTS9EVkQgRmlsZXN5c3RlbXMKIwpDT05GSUdfSVNPOTY2 MF9GUz1tCkNPTkZJR19KT0xJRVQ9eQpDT05GSUdfWklTT0ZTPXkKQ09ORklHX1VERl9GUz1tCgoj CiMgRE9TL0ZBVC9OVCBGaWxlc3lzdGVtcwojCkNPTkZJR19GQVRfRlM9bQpDT05GSUdfTVNET1Nf RlM9bQpDT05GSUdfVkZBVF9GUz1tCkNPTkZJR19GQVRfREVGQVVMVF9DT0RFUEFHRT00MzcKQ09O RklHX0ZBVF9ERUZBVUxUX0lPQ0hBUlNFVD0iYXNjaWkiCiMgQ09ORklHX0ZBVF9ERUZBVUxUX1VU RjggaXMgbm90IHNldAojIENPTkZJR19OVEZTX0ZTIGlzIG5vdCBzZXQKCiMKIyBQc2V1ZG8gZmls ZXN5c3RlbXMKIwpDT05GSUdfUFJPQ19GUz15CkNPTkZJR19QUk9DX0tDT1JFPXkKQ09ORklHX1BS T0NfVk1DT1JFPXkKIyBDT05GSUdfUFJPQ19WTUNPUkVfREVWSUNFX0RVTVAgaXMgbm90IHNldApD T05GSUdfUFJPQ19TWVNDVEw9eQpDT05GSUdfUFJPQ19QQUdFX01PTklUT1I9eQpDT05GSUdfUFJP Q19DSElMRFJFTj15CkNPTkZJR19LRVJORlM9eQpDT05GSUdfU1lTRlM9eQpDT05GSUdfVE1QRlM9 eQpDT05GSUdfVE1QRlNfUE9TSVhfQUNMPXkKQ09ORklHX1RNUEZTX1hBVFRSPXkKQ09ORklHX0hV R0VUTEJGUz15CkNPTkZJR19IVUdFVExCX1BBR0U9eQpDT05GSUdfTUVNRkRfQ1JFQVRFPXkKQ09O RklHX0FSQ0hfSEFTX0dJR0FOVElDX1BBR0U9eQpDT05GSUdfQ09ORklHRlNfRlM9eQpDT05GSUdf RUZJVkFSX0ZTPXkKQ09ORklHX01JU0NfRklMRVNZU1RFTVM9eQojIENPTkZJR19PUkFOR0VGU19G UyBpcyBub3Qgc2V0CiMgQ09ORklHX0FERlNfRlMgaXMgbm90IHNldAojIENPTkZJR19BRkZTX0ZT IGlzIG5vdCBzZXQKIyBDT05GSUdfRUNSWVBUX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfSEZTX0ZT IGlzIG5vdCBzZXQKIyBDT05GSUdfSEZTUExVU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JFRlNf RlMgaXMgbm90IHNldAojIENPTkZJR19CRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19FRlNfRlMg aXMgbm90IHNldAojIENPTkZJR19KRkZTMl9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1VCSUZTX0ZT IGlzIG5vdCBzZXQKQ09ORklHX0NSQU1GUz1tCkNPTkZJR19DUkFNRlNfQkxPQ0tERVY9eQojIENP TkZJR19DUkFNRlNfTVREIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTPW0KQ09ORklHX1NRVUFT SEZTX0ZJTEVfQ0FDSEU9eQojIENPTkZJR19TUVVBU0hGU19GSUxFX0RJUkVDVCBpcyBub3Qgc2V0 CkNPTkZJR19TUVVBU0hGU19ERUNPTVBfU0lOR0xFPXkKIyBDT05GSUdfU1FVQVNIRlNfREVDT01Q X01VTFRJIGlzIG5vdCBzZXQKIyBDT05GSUdfU1FVQVNIRlNfREVDT01QX01VTFRJX1BFUkNQVSBp cyBub3Qgc2V0CkNPTkZJR19TUVVBU0hGU19YQVRUUj15CkNPTkZJR19TUVVBU0hGU19aTElCPXkK IyBDT05GSUdfU1FVQVNIRlNfTFo0IGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0xaTz15CkNP TkZJR19TUVVBU0hGU19YWj15CiMgQ09ORklHX1NRVUFTSEZTX1pTVEQgaXMgbm90IHNldAojIENP TkZJR19TUVVBU0hGU180S19ERVZCTEtfU0laRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NRVUFTSEZT X0VNQkVEREVEIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0ZSQUdNRU5UX0NBQ0hFX1NJWkU9 MwojIENPTkZJR19WWEZTX0ZTIGlzIG5vdCBzZXQKQ09ORklHX01JTklYX0ZTPW0KIyBDT05GSUdf T01GU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0hQRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19R Tlg0RlNfRlMgaXMgbm90IHNldAojIENPTkZJR19RTlg2RlNfRlMgaXMgbm90IHNldAojIENPTkZJ R19ST01GU19GUyBpcyBub3Qgc2V0CkNPTkZJR19QU1RPUkU9eQpDT05GSUdfUFNUT1JFX0RFRkxB VEVfQ09NUFJFU1M9eQojIENPTkZJR19QU1RPUkVfTFpPX0NPTVBSRVNTIGlzIG5vdCBzZXQKIyBD T05GSUdfUFNUT1JFX0xaNF9DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV9MWjRI Q19DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV84NDJfQ09NUFJFU1MgaXMgbm90 IHNldAojIENPTkZJR19QU1RPUkVfWlNURF9DT01QUkVTUyBpcyBub3Qgc2V0CkNPTkZJR19QU1RP UkVfQ09NUFJFU1M9eQpDT05GSUdfUFNUT1JFX0RFRkxBVEVfQ09NUFJFU1NfREVGQVVMVD15CkNP TkZJR19QU1RPUkVfQ09NUFJFU1NfREVGQVVMVD0iZGVmbGF0ZSIKQ09ORklHX1BTVE9SRV9DT05T T0xFPXkKQ09ORklHX1BTVE9SRV9QTVNHPXkKIyBDT05GSUdfUFNUT1JFX0ZUUkFDRSBpcyBub3Qg c2V0CkNPTkZJR19QU1RPUkVfUkFNPW0KIyBDT05GSUdfU1lTVl9GUyBpcyBub3Qgc2V0CiMgQ09O RklHX1VGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0VYT0ZTX0ZTIGlzIG5vdCBzZXQKQ09ORklH X05FVFdPUktfRklMRVNZU1RFTVM9eQpDT05GSUdfTkZTX0ZTPXkKIyBDT05GSUdfTkZTX1YyIGlz IG5vdCBzZXQKQ09ORklHX05GU19WMz15CkNPTkZJR19ORlNfVjNfQUNMPXkKQ09ORklHX05GU19W ND1tCiMgQ09ORklHX05GU19TV0FQIGlzIG5vdCBzZXQKQ09ORklHX05GU19WNF8xPXkKQ09ORklH X05GU19WNF8yPXkKQ09ORklHX1BORlNfRklMRV9MQVlPVVQ9bQpDT05GSUdfUE5GU19CTE9DSz1t CkNPTkZJR19QTkZTX0ZMRVhGSUxFX0xBWU9VVD1tCkNPTkZJR19ORlNfVjRfMV9JTVBMRU1FTlRB VElPTl9JRF9ET01BSU49Imtlcm5lbC5vcmciCiMgQ09ORklHX05GU19WNF8xX01JR1JBVElPTiBp cyBub3Qgc2V0CkNPTkZJR19ORlNfVjRfU0VDVVJJVFlfTEFCRUw9eQpDT05GSUdfUk9PVF9ORlM9 eQojIENPTkZJR19ORlNfVVNFX0xFR0FDWV9ETlMgaXMgbm90IHNldApDT05GSUdfTkZTX1VTRV9L RVJORUxfRE5TPXkKQ09ORklHX05GU19ERUJVRz15CkNPTkZJR19ORlNEPW0KQ09ORklHX05GU0Rf VjJfQUNMPXkKQ09ORklHX05GU0RfVjM9eQpDT05GSUdfTkZTRF9WM19BQ0w9eQpDT05GSUdfTkZT RF9WND15CiMgQ09ORklHX05GU0RfQkxPQ0tMQVlPVVQgaXMgbm90IHNldAojIENPTkZJR19ORlNE X1NDU0lMQVlPVVQgaXMgbm90IHNldAojIENPTkZJR19ORlNEX0ZMRVhGSUxFTEFZT1VUIGlzIG5v dCBzZXQKQ09ORklHX05GU0RfVjRfU0VDVVJJVFlfTEFCRUw9eQojIENPTkZJR19ORlNEX0ZBVUxU X0lOSkVDVElPTiBpcyBub3Qgc2V0CkNPTkZJR19HUkFDRV9QRVJJT0Q9eQpDT05GSUdfTE9DS0Q9 eQpDT05GSUdfTE9DS0RfVjQ9eQpDT05GSUdfTkZTX0FDTF9TVVBQT1JUPXkKQ09ORklHX05GU19D T01NT049eQpDT05GSUdfU1VOUlBDPXkKQ09ORklHX1NVTlJQQ19HU1M9bQpDT05GSUdfU1VOUlBD X0JBQ0tDSEFOTkVMPXkKQ09ORklHX1JQQ1NFQ19HU1NfS1JCNT1tCkNPTkZJR19TVU5SUENfREVC VUc9eQojIENPTkZJR19DRVBIX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0NJRlM9bQojIENPTkZJR19D SUZTX1NUQVRTMiBpcyBub3Qgc2V0CkNPTkZJR19DSUZTX0FMTE9XX0lOU0VDVVJFX0xFR0FDWT15 CkNPTkZJR19DSUZTX1dFQUtfUFdfSEFTSD15CkNPTkZJR19DSUZTX1VQQ0FMTD15CkNPTkZJR19D SUZTX1hBVFRSPXkKQ09ORklHX0NJRlNfUE9TSVg9eQpDT05GSUdfQ0lGU19BQ0w9eQpDT05GSUdf Q0lGU19ERUJVRz15CiMgQ09ORklHX0NJRlNfREVCVUcyIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0lG U19ERUJVR19EVU1QX0tFWVMgaXMgbm90IHNldApDT05GSUdfQ0lGU19ERlNfVVBDQUxMPXkKIyBD T05GSUdfQ0lGU19GU0NBQ0hFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09EQV9GUyBpcyBub3Qgc2V0 CiMgQ09ORklHX0FGU19GUyBpcyBub3Qgc2V0CkNPTkZJR185UF9GUz15CkNPTkZJR185UF9GU19Q T1NJWF9BQ0w9eQojIENPTkZJR185UF9GU19TRUNVUklUWSBpcyBub3Qgc2V0CkNPTkZJR19OTFM9 eQpDT05GSUdfTkxTX0RFRkFVTFQ9InV0ZjgiCkNPTkZJR19OTFNfQ09ERVBBR0VfNDM3PXkKQ09O RklHX05MU19DT0RFUEFHRV83Mzc9bQpDT05GSUdfTkxTX0NPREVQQUdFXzc3NT1tCkNPTkZJR19O TFNfQ09ERVBBR0VfODUwPW0KQ09ORklHX05MU19DT0RFUEFHRV84NTI9bQpDT05GSUdfTkxTX0NP REVQQUdFXzg1NT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODU3PW0KQ09ORklHX05MU19DT0RFUEFH RV84NjA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2MT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODYy PW0KQ09ORklHX05MU19DT0RFUEFHRV84NjM9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2ND1tCkNP TkZJR19OTFNfQ09ERVBBR0VfODY1PW0KQ09ORklHX05MU19DT0RFUEFHRV84NjY9bQpDT05GSUdf TkxTX0NPREVQQUdFXzg2OT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfOTM2PW0KQ09ORklHX05MU19D T0RFUEFHRV85NTA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzkzMj1tCkNPTkZJR19OTFNfQ09ERVBB R0VfOTQ5PW0KQ09ORklHX05MU19DT0RFUEFHRV84NzQ9bQpDT05GSUdfTkxTX0lTTzg4NTlfOD1t CkNPTkZJR19OTFNfQ09ERVBBR0VfMTI1MD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfMTI1MT1tCkNP TkZJR19OTFNfQVNDSUk9eQpDT05GSUdfTkxTX0lTTzg4NTlfMT1tCkNPTkZJR19OTFNfSVNPODg1 OV8yPW0KQ09ORklHX05MU19JU084ODU5XzM9bQpDT05GSUdfTkxTX0lTTzg4NTlfND1tCkNPTkZJ R19OTFNfSVNPODg1OV81PW0KQ09ORklHX05MU19JU084ODU5XzY9bQpDT05GSUdfTkxTX0lTTzg4 NTlfNz1tCkNPTkZJR19OTFNfSVNPODg1OV85PW0KQ09ORklHX05MU19JU084ODU5XzEzPW0KQ09O RklHX05MU19JU084ODU5XzE0PW0KQ09ORklHX05MU19JU084ODU5XzE1PW0KQ09ORklHX05MU19L T0k4X1I9bQpDT05GSUdfTkxTX0tPSThfVT1tCkNPTkZJR19OTFNfTUFDX1JPTUFOPW0KQ09ORklH X05MU19NQUNfQ0VMVElDPW0KQ09ORklHX05MU19NQUNfQ0VOVEVVUk89bQpDT05GSUdfTkxTX01B Q19DUk9BVElBTj1tCkNPTkZJR19OTFNfTUFDX0NZUklMTElDPW0KQ09ORklHX05MU19NQUNfR0FF TElDPW0KQ09ORklHX05MU19NQUNfR1JFRUs9bQpDT05GSUdfTkxTX01BQ19JQ0VMQU5EPW0KQ09O RklHX05MU19NQUNfSU5VSVQ9bQpDT05GSUdfTkxTX01BQ19ST01BTklBTj1tCkNPTkZJR19OTFNf TUFDX1RVUktJU0g9bQpDT05GSUdfTkxTX1VURjg9bQpDT05GSUdfRExNPW0KQ09ORklHX0RMTV9E RUJVRz15CgojCiMgU2VjdXJpdHkgb3B0aW9ucwojCkNPTkZJR19LRVlTPXkKQ09ORklHX0tFWVNf Q09NUEFUPXkKQ09ORklHX1BFUlNJU1RFTlRfS0VZUklOR1M9eQpDT05GSUdfQklHX0tFWVM9eQpD T05GSUdfVFJVU1RFRF9LRVlTPXkKQ09ORklHX0VOQ1JZUFRFRF9LRVlTPXkKIyBDT05GSUdfS0VZ X0RIX09QRVJBVElPTlMgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWV9ETUVTR19SRVNUUklD VCBpcyBub3Qgc2V0CkNPTkZJR19TRUNVUklUWT15CkNPTkZJR19TRUNVUklUWV9XUklUQUJMRV9I T09LUz15CkNPTkZJR19TRUNVUklUWUZTPXkKQ09ORklHX1NFQ1VSSVRZX05FVFdPUks9eQpDT05G SUdfUEFHRV9UQUJMRV9JU09MQVRJT049eQpDT05GSUdfU0VDVVJJVFlfTkVUV09SS19YRlJNPXkK Q09ORklHX1NFQ1VSSVRZX1BBVEg9eQpDT05GSUdfSU5URUxfVFhUPXkKQ09ORklHX0xTTV9NTUFQ X01JTl9BRERSPTY1NTM1CkNPTkZJR19IQVZFX0hBUkRFTkVEX1VTRVJDT1BZX0FMTE9DQVRPUj15 CiMgQ09ORklHX0hBUkRFTkVEX1VTRVJDT1BZIGlzIG5vdCBzZXQKIyBDT05GSUdfRk9SVElGWV9T T1VSQ0UgaXMgbm90IHNldAojIENPTkZJR19TVEFUSUNfVVNFUk1PREVIRUxQRVIgaXMgbm90IHNl dApDT05GSUdfU0VDVVJJVFlfU0VMSU5VWD15CkNPTkZJR19TRUNVUklUWV9TRUxJTlVYX0JPT1RQ QVJBTT15CkNPTkZJR19TRUNVUklUWV9TRUxJTlVYX0JPT1RQQVJBTV9WQUxVRT0xCkNPTkZJR19T RUNVUklUWV9TRUxJTlVYX0RJU0FCTEU9eQpDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9ERVZFTE9Q PXkKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfQVZDX1NUQVRTPXkKQ09ORklHX1NFQ1VSSVRZX1NF TElOVVhfQ0hFQ0tSRVFQUk9UX1ZBTFVFPTEKIyBDT05GSUdfU0VDVVJJVFlfU01BQ0sgaXMgbm90 IHNldAojIENPTkZJR19TRUNVUklUWV9UT01PWU8gaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlf QVBQQVJNT1I9eQpDT05GSUdfU0VDVVJJVFlfQVBQQVJNT1JfQk9PVFBBUkFNX1ZBTFVFPTEKQ09O RklHX1NFQ1VSSVRZX0FQUEFSTU9SX0hBU0g9eQpDT05GSUdfU0VDVVJJVFlfQVBQQVJNT1JfSEFT SF9ERUZBVUxUPXkKIyBDT05GSUdfU0VDVVJJVFlfQVBQQVJNT1JfREVCVUcgaXMgbm90IHNldAoj IENPTkZJR19TRUNVUklUWV9MT0FEUElOIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VDVVJJVFlfWUFN QSBpcyBub3Qgc2V0CkNPTkZJR19JTlRFR1JJVFk9eQpDT05GSUdfSU5URUdSSVRZX1NJR05BVFVS RT15CkNPTkZJR19JTlRFR1JJVFlfQVNZTU1FVFJJQ19LRVlTPXkKQ09ORklHX0lOVEVHUklUWV9U UlVTVEVEX0tFWVJJTkc9eQpDT05GSUdfSU5URUdSSVRZX0FVRElUPXkKQ09ORklHX0lNQT15CkNP TkZJR19JTUFfTUVBU1VSRV9QQ1JfSURYPTEwCkNPTkZJR19JTUFfTFNNX1JVTEVTPXkKIyBDT05G SUdfSU1BX1RFTVBMQVRFIGlzIG5vdCBzZXQKQ09ORklHX0lNQV9OR19URU1QTEFURT15CiMgQ09O RklHX0lNQV9TSUdfVEVNUExBVEUgaXMgbm90IHNldApDT05GSUdfSU1BX0RFRkFVTFRfVEVNUExB VEU9ImltYS1uZyIKQ09ORklHX0lNQV9ERUZBVUxUX0hBU0hfU0hBMT15CiMgQ09ORklHX0lNQV9E RUZBVUxUX0hBU0hfU0hBMjU2IGlzIG5vdCBzZXQKIyBDT05GSUdfSU1BX0RFRkFVTFRfSEFTSF9T SEE1MTIgaXMgbm90IHNldApDT05GSUdfSU1BX0RFRkFVTFRfSEFTSD0ic2hhMSIKIyBDT05GSUdf SU1BX1dSSVRFX1BPTElDWSBpcyBub3Qgc2V0CiMgQ09ORklHX0lNQV9SRUFEX1BPTElDWSBpcyBu b3Qgc2V0CkNPTkZJR19JTUFfQVBQUkFJU0U9eQojIENPTkZJR19JTUFfQVJDSF9QT0xJQ1kgaXMg bm90IHNldAojIENPTkZJR19JTUFfQVBQUkFJU0VfQlVJTERfUE9MSUNZIGlzIG5vdCBzZXQKQ09O RklHX0lNQV9BUFBSQUlTRV9CT09UUEFSQU09eQpDT05GSUdfSU1BX1RSVVNURURfS0VZUklORz15 CiMgQ09ORklHX0lNQV9CTEFDS0xJU1RfS0VZUklORyBpcyBub3Qgc2V0CiMgQ09ORklHX0lNQV9M T0FEX1g1MDkgaXMgbm90IHNldApDT05GSUdfRVZNPXkKQ09ORklHX0VWTV9BVFRSX0ZTVVVJRD15 CiMgQ09ORklHX0VWTV9BRERfWEFUVFJTIGlzIG5vdCBzZXQKIyBDT05GSUdfRVZNX0xPQURfWDUw OSBpcyBub3Qgc2V0CkNPTkZJR19ERUZBVUxUX1NFQ1VSSVRZX1NFTElOVVg9eQojIENPTkZJR19E RUZBVUxUX1NFQ1VSSVRZX0FQUEFSTU9SIGlzIG5vdCBzZXQKIyBDT05GSUdfREVGQVVMVF9TRUNV UklUWV9EQUMgaXMgbm90IHNldApDT05GSUdfREVGQVVMVF9TRUNVUklUWT0ic2VsaW51eCIKQ09O RklHX1hPUl9CTE9DS1M9bQpDT05GSUdfQVNZTkNfQ09SRT1tCkNPTkZJR19BU1lOQ19NRU1DUFk9 bQpDT05GSUdfQVNZTkNfWE9SPW0KQ09ORklHX0FTWU5DX1BRPW0KQ09ORklHX0FTWU5DX1JBSUQ2 X1JFQ09WPW0KQ09ORklHX0NSWVBUTz15CgojCiMgQ3J5cHRvIGNvcmUgb3IgaGVscGVyCiMKQ09O RklHX0NSWVBUT19BTEdBUEk9eQpDT05GSUdfQ1JZUFRPX0FMR0FQSTI9eQpDT05GSUdfQ1JZUFRP X0FFQUQ9eQpDT05GSUdfQ1JZUFRPX0FFQUQyPXkKQ09ORklHX0NSWVBUT19CTEtDSVBIRVI9eQpD T05GSUdfQ1JZUFRPX0JMS0NJUEhFUjI9eQpDT05GSUdfQ1JZUFRPX0hBU0g9eQpDT05GSUdfQ1JZ UFRPX0hBU0gyPXkKQ09ORklHX0NSWVBUT19STkc9eQpDT05GSUdfQ1JZUFRPX1JORzI9eQpDT05G SUdfQ1JZUFRPX1JOR19ERUZBVUxUPXkKQ09ORklHX0NSWVBUT19BS0NJUEhFUjI9eQpDT05GSUdf Q1JZUFRPX0FLQ0lQSEVSPXkKQ09ORklHX0NSWVBUT19LUFAyPXkKQ09ORklHX0NSWVBUT19BQ09N UDI9eQpDT05GSUdfQ1JZUFRPX1JTQT15CiMgQ09ORklHX0NSWVBUT19ESCBpcyBub3Qgc2V0CiMg Q09ORklHX0NSWVBUT19FQ0RIIGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19NQU5BR0VSPXkKQ09O RklHX0NSWVBUT19NQU5BR0VSMj15CkNPTkZJR19DUllQVE9fVVNFUj1tCkNPTkZJR19DUllQVE9f TUFOQUdFUl9ESVNBQkxFX1RFU1RTPXkKQ09ORklHX0NSWVBUT19HRjEyOE1VTD15CkNPTkZJR19D UllQVE9fTlVMTD15CkNPTkZJR19DUllQVE9fTlVMTDI9eQpDT05GSUdfQ1JZUFRPX1BDUllQVD1t CkNPTkZJR19DUllQVE9fV09SS1FVRVVFPXkKQ09ORklHX0NSWVBUT19DUllQVEQ9bQpDT05GSUdf Q1JZUFRPX0FVVEhFTkM9bQpDT05GSUdfQ1JZUFRPX1RFU1Q9bQpDT05GSUdfQ1JZUFRPX1NJTUQ9 bQpDT05GSUdfQ1JZUFRPX0dMVUVfSEVMUEVSX1g4Nj1tCkNPTkZJR19DUllQVE9fRU5HSU5FPW0K CiMKIyBBdXRoZW50aWNhdGVkIEVuY3J5cHRpb24gd2l0aCBBc3NvY2lhdGVkIERhdGEKIwpDT05G SUdfQ1JZUFRPX0NDTT1tCkNPTkZJR19DUllQVE9fR0NNPXkKIyBDT05GSUdfQ1JZUFRPX0NIQUNI QTIwUE9MWTEzMDUgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQUVHSVMxMjggaXMgbm90IHNl dAojIENPTkZJR19DUllQVE9fQUVHSVMxMjhMIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FF R0lTMjU2IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMTI4X0FFU05JX1NTRTIgaXMg bm90IHNldAojIENPTkZJR19DUllQVE9fQUVHSVMxMjhMX0FFU05JX1NTRTIgaXMgbm90IHNldAoj IENPTkZJR19DUllQVE9fQUVHSVMyNTZfQUVTTklfU1NFMiBpcyBub3Qgc2V0CiMgQ09ORklHX0NS WVBUT19NT1JVUzY0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19NT1JVUzY0MF9TU0UyIGlz IG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX01PUlVTMTI4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0NS WVBUT19NT1JVUzEyODBfU1NFMiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19NT1JVUzEyODBf QVZYMiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fU0VRSVY9eQpDT05GSUdfQ1JZUFRPX0VDSEFJ TklWPW0KCiMKIyBCbG9jayBtb2RlcwojCkNPTkZJR19DUllQVE9fQ0JDPXkKIyBDT05GSUdfQ1JZ UFRPX0NGQiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fQ1RSPXkKQ09ORklHX0NSWVBUT19DVFM9 eQpDT05GSUdfQ1JZUFRPX0VDQj15CkNPTkZJR19DUllQVE9fTFJXPW0KIyBDT05GSUdfQ1JZUFRP X09GQiBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fUENCQz1tCkNPTkZJR19DUllQVE9fWFRTPXkK IyBDT05GSUdfQ1JZUFRPX0tFWVdSQVAgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fTkhQT0xZ MTMwNV9TU0UyIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX05IUE9MWTEzMDVfQVZYMiBpcyBu b3Qgc2V0CiMgQ09ORklHX0NSWVBUT19BRElBTlRVTSBpcyBub3Qgc2V0CgojCiMgSGFzaCBtb2Rl cwojCkNPTkZJR19DUllQVE9fQ01BQz1tCkNPTkZJR19DUllQVE9fSE1BQz15CkNPTkZJR19DUllQ VE9fWENCQz1tCkNPTkZJR19DUllQVE9fVk1BQz1tCgojCiMgRGlnZXN0CiMKQ09ORklHX0NSWVBU T19DUkMzMkM9eQpDT05GSUdfQ1JZUFRPX0NSQzMyQ19JTlRFTD1tCkNPTkZJR19DUllQVE9fQ1JD MzI9bQpDT05GSUdfQ1JZUFRPX0NSQzMyX1BDTE1VTD1tCkNPTkZJR19DUllQVE9fQ1JDVDEwRElG PXkKQ09ORklHX0NSWVBUT19DUkNUMTBESUZfUENMTVVMPW0KQ09ORklHX0NSWVBUT19HSEFTSD15 CiMgQ09ORklHX0NSWVBUT19QT0xZMTMwNSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19QT0xZ MTMwNV9YODZfNjQgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX01END1tCkNPTkZJR19DUllQVE9f TUQ1PXkKQ09ORklHX0NSWVBUT19NSUNIQUVMX01JQz1tCkNPTkZJR19DUllQVE9fUk1EMTI4PW0K Q09ORklHX0NSWVBUT19STUQxNjA9bQpDT05GSUdfQ1JZUFRPX1JNRDI1Nj1tCkNPTkZJR19DUllQ VE9fUk1EMzIwPW0KQ09ORklHX0NSWVBUT19TSEExPXkKQ09ORklHX0NSWVBUT19TSEExX1NTU0Uz PW0KQ09ORklHX0NSWVBUT19TSEEyNTZfU1NTRTM9bQpDT05GSUdfQ1JZUFRPX1NIQTUxMl9TU1NF Mz1tCkNPTkZJR19DUllQVE9fU0hBMjU2PXkKQ09ORklHX0NSWVBUT19TSEE1MTI9eQpDT05GSUdf Q1JZUFRPX1NIQTM9bQojIENPTkZJR19DUllQVE9fU00zIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZ UFRPX1NUUkVFQk9HIGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19UR1IxOTI9bQpDT05GSUdfQ1JZ UFRPX1dQNTEyPW0KQ09ORklHX0NSWVBUT19HSEFTSF9DTE1VTF9OSV9JTlRFTD1tCgojCiMgQ2lw aGVycwojCkNPTkZJR19DUllQVE9fQUVTPXkKIyBDT05GSUdfQ1JZUFRPX0FFU19USSBpcyBub3Qg c2V0CkNPTkZJR19DUllQVE9fQUVTX1g4Nl82ND15CkNPTkZJR19DUllQVE9fQUVTX05JX0lOVEVM PW0KQ09ORklHX0NSWVBUT19BTlVCSVM9bQpDT05GSUdfQ1JZUFRPX0FSQzQ9bQpDT05GSUdfQ1JZ UFRPX0JMT1dGSVNIPW0KQ09ORklHX0NSWVBUT19CTE9XRklTSF9DT01NT049bQpDT05GSUdfQ1JZ UFRPX0JMT1dGSVNIX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FNRUxMSUE9bQpDT05GSUdfQ1JZ UFRPX0NBTUVMTElBX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FNRUxMSUFfQUVTTklfQVZYX1g4 Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FNRUxMSUFfQUVTTklfQVZYMl9YODZfNjQ9bQpDT05GSUdf Q1JZUFRPX0NBU1RfQ09NTU9OPW0KQ09ORklHX0NSWVBUT19DQVNUNT1tCkNPTkZJR19DUllQVE9f Q0FTVDVfQVZYX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FTVDY9bQpDT05GSUdfQ1JZUFRPX0NB U1Q2X0FWWF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0RFUz1tCiMgQ09ORklHX0NSWVBUT19ERVMz X0VERV9YODZfNjQgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0ZDUllQVD1tCkNPTkZJR19DUllQ VE9fS0hBWkFEPW0KQ09ORklHX0NSWVBUT19TQUxTQTIwPW0KIyBDT05GSUdfQ1JZUFRPX0NIQUNI QTIwIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0NIQUNIQTIwX1g4Nl82NCBpcyBub3Qgc2V0 CkNPTkZJR19DUllQVE9fU0VFRD1tCkNPTkZJR19DUllQVE9fU0VSUEVOVD1tCkNPTkZJR19DUllQ VE9fU0VSUEVOVF9TU0UyX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fU0VSUEVOVF9BVlhfWDg2XzY0 PW0KQ09ORklHX0NSWVBUT19TRVJQRU5UX0FWWDJfWDg2XzY0PW0KIyBDT05GSUdfQ1JZUFRPX1NN NCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fVEVBPW0KQ09ORklHX0NSWVBUT19UV09GSVNIPW0K Q09ORklHX0NSWVBUT19UV09GSVNIX0NPTU1PTj1tCkNPTkZJR19DUllQVE9fVFdPRklTSF9YODZf NjQ9bQpDT05GSUdfQ1JZUFRPX1RXT0ZJU0hfWDg2XzY0XzNXQVk9bQpDT05GSUdfQ1JZUFRPX1RX T0ZJU0hfQVZYX1g4Nl82ND1tCgojCiMgQ29tcHJlc3Npb24KIwpDT05GSUdfQ1JZUFRPX0RFRkxB VEU9eQpDT05GSUdfQ1JZUFRPX0xaTz15CiMgQ09ORklHX0NSWVBUT184NDIgaXMgbm90IHNldAoj IENPTkZJR19DUllQVE9fTFo0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0xaNEhDIGlzIG5v dCBzZXQKIyBDT05GSUdfQ1JZUFRPX1pTVEQgaXMgbm90IHNldAoKIwojIFJhbmRvbSBOdW1iZXIg R2VuZXJhdGlvbgojCkNPTkZJR19DUllQVE9fQU5TSV9DUFJORz1tCkNPTkZJR19DUllQVE9fRFJC R19NRU5VPXkKQ09ORklHX0NSWVBUT19EUkJHX0hNQUM9eQojIENPTkZJR19DUllQVE9fRFJCR19I QVNIIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0RSQkdfQ1RSIGlzIG5vdCBzZXQKQ09ORklH X0NSWVBUT19EUkJHPXkKQ09ORklHX0NSWVBUT19KSVRURVJFTlRST1BZPXkKQ09ORklHX0NSWVBU T19VU0VSX0FQST15CkNPTkZJR19DUllQVE9fVVNFUl9BUElfSEFTSD15CkNPTkZJR19DUllQVE9f VVNFUl9BUElfU0tDSVBIRVI9eQojIENPTkZJR19DUllQVE9fVVNFUl9BUElfUk5HIGlzIG5vdCBz ZXQKIyBDT05GSUdfQ1JZUFRPX1VTRVJfQVBJX0FFQUQgaXMgbm90IHNldAojIENPTkZJR19DUllQ VE9fU1RBVFMgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0hBU0hfSU5GTz15CkNPTkZJR19DUllQ VE9fSFc9eQpDT05GSUdfQ1JZUFRPX0RFVl9QQURMT0NLPW0KQ09ORklHX0NSWVBUT19ERVZfUEFE TE9DS19BRVM9bQpDT05GSUdfQ1JZUFRPX0RFVl9QQURMT0NLX1NIQT1tCiMgQ09ORklHX0NSWVBU T19ERVZfQ0NQIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0RFVl9RQVRfREg4OTV4Q0MgaXMg bm90IHNldAojIENPTkZJR19DUllQVE9fREVWX1FBVF9DM1hYWCBpcyBub3Qgc2V0CiMgQ09ORklH X0NSWVBUT19ERVZfUUFUX0M2MlggaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fREVWX1FBVF9E SDg5NXhDQ1ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0RFVl9RQVRfQzNYWFhWRiBpcyBu b3Qgc2V0CiMgQ09ORklHX0NSWVBUT19ERVZfUUFUX0M2MlhWRiBpcyBub3Qgc2V0CiMgQ09ORklH X0NSWVBUT19ERVZfTklUUk9YX0NOTjU1WFggaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fREVW X0NIRUxTSU8gaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0RFVl9WSVJUSU89bQpDT05GSUdfQVNZ TU1FVFJJQ19LRVlfVFlQRT15CkNPTkZJR19BU1lNTUVUUklDX1BVQkxJQ19LRVlfU1VCVFlQRT15 CiMgQ09ORklHX0FTWU1NRVRSSUNfVFBNX0tFWV9TVUJUWVBFIGlzIG5vdCBzZXQKQ09ORklHX1g1 MDlfQ0VSVElGSUNBVEVfUEFSU0VSPXkKIyBDT05GSUdfUEtDUzhfUFJJVkFURV9LRVlfUEFSU0VS IGlzIG5vdCBzZXQKQ09ORklHX1BLQ1M3X01FU1NBR0VfUEFSU0VSPXkKIyBDT05GSUdfUEtDUzdf VEVTVF9LRVkgaXMgbm90IHNldAojIENPTkZJR19TSUdORURfUEVfRklMRV9WRVJJRklDQVRJT04g aXMgbm90IHNldAoKIwojIENlcnRpZmljYXRlcyBmb3Igc2lnbmF0dXJlIGNoZWNraW5nCiMKQ09O RklHX1NZU1RFTV9UUlVTVEVEX0tFWVJJTkc9eQpDT05GSUdfU1lTVEVNX1RSVVNURURfS0VZUz0i IgojIENPTkZJR19TWVNURU1fRVhUUkFfQ0VSVElGSUNBVEUgaXMgbm90IHNldAojIENPTkZJR19T RUNPTkRBUllfVFJVU1RFRF9LRVlSSU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfU1lTVEVNX0JMQUNL TElTVF9LRVlSSU5HIGlzIG5vdCBzZXQKQ09ORklHX0JJTkFSWV9QUklOVEY9eQoKIwojIExpYnJh cnkgcm91dGluZXMKIwpDT05GSUdfUkFJRDZfUFE9bQpDT05GSUdfUkFJRDZfUFFfQkVOQ0hNQVJL PXkKQ09ORklHX0JJVFJFVkVSU0U9eQpDT05GSUdfUkFUSU9OQUw9eQpDT05GSUdfR0VORVJJQ19T VFJOQ1BZX0ZST01fVVNFUj15CkNPTkZJR19HRU5FUklDX1NUUk5MRU5fVVNFUj15CkNPTkZJR19H RU5FUklDX05FVF9VVElMUz15CkNPTkZJR19HRU5FUklDX0ZJTkRfRklSU1RfQklUPXkKQ09ORklH X0dFTkVSSUNfUENJX0lPTUFQPXkKQ09ORklHX0dFTkVSSUNfSU9NQVA9eQpDT05GSUdfQVJDSF9V U0VfQ01QWENIR19MT0NLUkVGPXkKQ09ORklHX0FSQ0hfSEFTX0ZBU1RfTVVMVElQTElFUj15CkNP TkZJR19DUkNfQ0NJVFQ9eQpDT05GSUdfQ1JDMTY9eQpDT05GSUdfQ1JDX1QxMERJRj15CkNPTkZJ R19DUkNfSVRVX1Q9bQpDT05GSUdfQ1JDMzI9eQojIENPTkZJR19DUkMzMl9TRUxGVEVTVCBpcyBu b3Qgc2V0CkNPTkZJR19DUkMzMl9TTElDRUJZOD15CiMgQ09ORklHX0NSQzMyX1NMSUNFQlk0IGlz IG5vdCBzZXQKIyBDT05GSUdfQ1JDMzJfU0FSV0FURSBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzMy X0JJVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzY0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JDNCBp cyBub3Qgc2V0CiMgQ09ORklHX0NSQzcgaXMgbm90IHNldApDT05GSUdfTElCQ1JDMzJDPXkKQ09O RklHX0NSQzg9bQpDT05GSUdfWFhIQVNIPXkKIyBDT05GSUdfUkFORE9NMzJfU0VMRlRFU1QgaXMg bm90IHNldApDT05GSUdfWkxJQl9JTkZMQVRFPXkKQ09ORklHX1pMSUJfREVGTEFURT15CkNPTkZJ R19MWk9fQ09NUFJFU1M9eQpDT05GSUdfTFpPX0RFQ09NUFJFU1M9eQpDT05GSUdfTFo0X0RFQ09N UFJFU1M9eQpDT05GSUdfWlNURF9DT01QUkVTUz1tCkNPTkZJR19aU1REX0RFQ09NUFJFU1M9bQpD T05GSUdfWFpfREVDPXkKQ09ORklHX1haX0RFQ19YODY9eQpDT05GSUdfWFpfREVDX1BPV0VSUEM9 eQpDT05GSUdfWFpfREVDX0lBNjQ9eQpDT05GSUdfWFpfREVDX0FSTT15CkNPTkZJR19YWl9ERUNf QVJNVEhVTUI9eQpDT05GSUdfWFpfREVDX1NQQVJDPXkKQ09ORklHX1haX0RFQ19CQ0o9eQojIENP TkZJR19YWl9ERUNfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19ERUNPTVBSRVNTX0daSVA9eQpDT05G SUdfREVDT01QUkVTU19CWklQMj15CkNPTkZJR19ERUNPTVBSRVNTX0xaTUE9eQpDT05GSUdfREVD T01QUkVTU19YWj15CkNPTkZJR19ERUNPTVBSRVNTX0xaTz15CkNPTkZJR19ERUNPTVBSRVNTX0xa ND15CkNPTkZJR19HRU5FUklDX0FMTE9DQVRPUj15CkNPTkZJR19SRUVEX1NPTE9NT049bQpDT05G SUdfUkVFRF9TT0xPTU9OX0VOQzg9eQpDT05GSUdfUkVFRF9TT0xPTU9OX0RFQzg9eQpDT05GSUdf VEVYVFNFQVJDSD15CkNPTkZJR19URVhUU0VBUkNIX0tNUD1tCkNPTkZJR19URVhUU0VBUkNIX0JN PW0KQ09ORklHX1RFWFRTRUFSQ0hfRlNNPW0KQ09ORklHX0JUUkVFPXkKQ09ORklHX0lOVEVSVkFM X1RSRUU9eQpDT05GSUdfWEFSUkFZX01VTFRJPXkKQ09ORklHX0FTU09DSUFUSVZFX0FSUkFZPXkK Q09ORklHX0hBU19JT01FTT15CkNPTkZJR19IQVNfSU9QT1JUX01BUD15CkNPTkZJR19IQVNfRE1B PXkKQ09ORklHX05FRURfU0dfRE1BX0xFTkdUSD15CkNPTkZJR19ORUVEX0RNQV9NQVBfU1RBVEU9 eQpDT05GSUdfQVJDSF9ETUFfQUREUl9UXzY0QklUPXkKQ09ORklHX1NXSU9UTEI9eQpDT05GSUdf U0dMX0FMTE9DPXkKQ09ORklHX0lPTU1VX0hFTFBFUj15CkNPTkZJR19DSEVDS19TSUdOQVRVUkU9 eQpDT05GSUdfQ1BVTUFTS19PRkZTVEFDSz15CkNPTkZJR19DUFVfUk1BUD15CkNPTkZJR19EUUw9 eQpDT05GSUdfR0xPQj15CiMgQ09ORklHX0dMT0JfU0VMRlRFU1QgaXMgbm90IHNldApDT05GSUdf TkxBVFRSPXkKQ09ORklHX0NMWl9UQUI9eQpDT05GSUdfQ09SRElDPW0KIyBDT05GSUdfRERSIGlz IG5vdCBzZXQKQ09ORklHX0lSUV9QT0xMPXkKQ09ORklHX01QSUxJQj15CkNPTkZJR19TSUdOQVRV UkU9eQpDT05GSUdfT0lEX1JFR0lTVFJZPXkKQ09ORklHX1VDUzJfU1RSSU5HPXkKQ09ORklHX0ZP TlRfU1VQUE9SVD15CiMgQ09ORklHX0ZPTlRTIGlzIG5vdCBzZXQKQ09ORklHX0ZPTlRfOHg4PXkK Q09ORklHX0ZPTlRfOHgxNj15CkNPTkZJR19TR19QT09MPXkKQ09ORklHX0FSQ0hfSEFTX1BNRU1f QVBJPXkKQ09ORklHX0FSQ0hfSEFTX1VBQ0NFU1NfRkxVU0hDQUNIRT15CkNPTkZJR19BUkNIX0hB U19VQUNDRVNTX01DU0FGRT15CkNPTkZJR19TQklUTUFQPXkKQ09ORklHX1BSSU1FX05VTUJFUlM9 bQojIENPTkZJR19TVFJJTkdfU0VMRlRFU1QgaXMgbm90IHNldAoKIwojIEtlcm5lbCBoYWNraW5n CiMKCiMKIyBwcmludGsgYW5kIGRtZXNnIG9wdGlvbnMKIwpDT05GSUdfUFJJTlRLX1RJTUU9eQpD T05GSUdfQ09OU09MRV9MT0dMRVZFTF9ERUZBVUxUPTcKQ09ORklHX0NPTlNPTEVfTE9HTEVWRUxf UVVJRVQ9NApDT05GSUdfTUVTU0FHRV9MT0dMRVZFTF9ERUZBVUxUPTQKQ09ORklHX0JPT1RfUFJJ TlRLX0RFTEFZPXkKQ09ORklHX0RZTkFNSUNfREVCVUc9eQoKIwojIENvbXBpbGUtdGltZSBjaGVj a3MgYW5kIGNvbXBpbGVyIG9wdGlvbnMKIwpDT05GSUdfREVCVUdfSU5GTz15CkNPTkZJR19ERUJV R19JTkZPX1JFRFVDRUQ9eQojIENPTkZJR19ERUJVR19JTkZPX1NQTElUIGlzIG5vdCBzZXQKIyBD T05GSUdfREVCVUdfSU5GT19EV0FSRjQgaXMgbm90IHNldAojIENPTkZJR19HREJfU0NSSVBUUyBp cyBub3Qgc2V0CkNPTkZJR19FTkFCTEVfTVVTVF9DSEVDSz15CkNPTkZJR19GUkFNRV9XQVJOPTIw NDgKQ09ORklHX1NUUklQX0FTTV9TWU1TPXkKIyBDT05GSUdfUkVBREFCTEVfQVNNIGlzIG5vdCBz ZXQKIyBDT05GSUdfVU5VU0VEX1NZTUJPTFMgaXMgbm90IHNldAojIENPTkZJR19QQUdFX09XTkVS IGlzIG5vdCBzZXQKQ09ORklHX0RFQlVHX0ZTPXkKQ09ORklHX0hFQURFUlNfQ0hFQ0s9eQpDT05G SUdfREVCVUdfU0VDVElPTl9NSVNNQVRDSD15CkNPTkZJR19TRUNUSU9OX01JU01BVENIX1dBUk5f T05MWT15CkNPTkZJR19TVEFDS19WQUxJREFUSU9OPXkKIyBDT05GSUdfREVCVUdfRk9SQ0VfV0VB S19QRVJfQ1BVIGlzIG5vdCBzZXQKQ09ORklHX01BR0lDX1NZU1JRPXkKQ09ORklHX01BR0lDX1NZ U1JRX0RFRkFVTFRfRU5BQkxFPTB4MQpDT05GSUdfTUFHSUNfU1lTUlFfU0VSSUFMPXkKQ09ORklH X0RFQlVHX0tFUk5FTD15CgojCiMgTWVtb3J5IERlYnVnZ2luZwojCiMgQ09ORklHX1BBR0VfRVhU RU5TSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfUEFHRUFMTE9DIGlzIG5vdCBzZXQKIyBD T05GSUdfUEFHRV9QT0lTT05JTkcgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19QQUdFX1JFRiBp cyBub3Qgc2V0CkNPTkZJR19ERUJVR19ST0RBVEFfVEVTVD15CiMgQ09ORklHX0RFQlVHX09CSkVD VFMgaXMgbm90IHNldAojIENPTkZJR19TTFVCX0RFQlVHX09OIGlzIG5vdCBzZXQKIyBDT05GSUdf U0xVQl9TVEFUUyBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX0RFQlVHX0tNRU1MRUFLPXkKIyBDT05G SUdfREVCVUdfS01FTUxFQUsgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19TVEFDS19VU0FHRSBp cyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1ZNIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfSEFTX0RF QlVHX1ZJUlRVQUw9eQojIENPTkZJR19ERUJVR19WSVJUVUFMIGlzIG5vdCBzZXQKQ09ORklHX0RF QlVHX01FTU9SWV9JTklUPXkKQ09ORklHX01FTU9SWV9OT1RJRklFUl9FUlJPUl9JTkpFQ1Q9bQoj IENPTkZJR19ERUJVR19QRVJfQ1BVX01BUFMgaXMgbm90IHNldApDT05GSUdfSEFWRV9ERUJVR19T VEFDS09WRVJGTE9XPXkKQ09ORklHX0RFQlVHX1NUQUNLT1ZFUkZMT1c9eQpDT05GSUdfSEFWRV9B UkNIX0tBU0FOPXkKQ09ORklHX0NDX0hBU19LQVNBTl9HRU5FUklDPXkKIyBDT05GSUdfS0FTQU4g aXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNfS0NPVj15CkNPTkZJR19DQ19IQVNfU0FOQ09WX1RS QUNFX1BDPXkKIyBDT05GSUdfS0NPViBpcyBub3Qgc2V0CkNPTkZJR19ERUJVR19TSElSUT15Cgoj CiMgRGVidWcgTG9ja3VwcyBhbmQgSGFuZ3MKIwpDT05GSUdfTE9DS1VQX0RFVEVDVE9SPXkKQ09O RklHX1NPRlRMT0NLVVBfREVURUNUT1I9eQojIENPTkZJR19CT09UUEFSQU1fU09GVExPQ0tVUF9Q QU5JQyBpcyBub3Qgc2V0CkNPTkZJR19CT09UUEFSQU1fU09GVExPQ0tVUF9QQU5JQ19WQUxVRT0w CkNPTkZJR19IQVJETE9DS1VQX0RFVEVDVE9SX1BFUkY9eQpDT05GSUdfSEFSRExPQ0tVUF9DSEVD S19USU1FU1RBTVA9eQpDT05GSUdfSEFSRExPQ0tVUF9ERVRFQ1RPUj15CkNPTkZJR19CT09UUEFS QU1fSEFSRExPQ0tVUF9QQU5JQz15CkNPTkZJR19CT09UUEFSQU1fSEFSRExPQ0tVUF9QQU5JQ19W QUxVRT0xCiMgQ09ORklHX0RFVEVDVF9IVU5HX1RBU0sgaXMgbm90IHNldAojIENPTkZJR19XUV9X QVRDSERPRyBpcyBub3Qgc2V0CkNPTkZJR19QQU5JQ19PTl9PT1BTPXkKQ09ORklHX1BBTklDX09O X09PUFNfVkFMVUU9MQpDT05GSUdfUEFOSUNfVElNRU9VVD0wCkNPTkZJR19TQ0hFRF9ERUJVRz15 CkNPTkZJR19TQ0hFRF9JTkZPPXkKQ09ORklHX1NDSEVEU1RBVFM9eQojIENPTkZJR19TQ0hFRF9T VEFDS19FTkRfQ0hFQ0sgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19USU1FS0VFUElORyBpcyBu b3Qgc2V0CgojCiMgTG9jayBEZWJ1Z2dpbmcgKHNwaW5sb2NrcywgbXV0ZXhlcywgZXRjLi4uKQoj CkNPTkZJR19MT0NLX0RFQlVHR0lOR19TVVBQT1JUPXkKIyBDT05GSUdfUFJPVkVfTE9DS0lORyBp cyBub3Qgc2V0CiMgQ09ORklHX0xPQ0tfU1RBVCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1JU X01VVEVYRVMgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19TUElOTE9DSyBpcyBub3Qgc2V0CiMg Q09ORklHX0RFQlVHX01VVEVYRVMgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19XV19NVVRFWF9T TE9XUEFUSCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1JXU0VNUyBpcyBub3Qgc2V0CiMgQ09O RklHX0RFQlVHX0xPQ0tfQUxMT0MgaXMgbm90IHNldApDT05GSUdfREVCVUdfQVRPTUlDX1NMRUVQ PXkKIyBDT05GSUdfREVCVUdfTE9DS0lOR19BUElfU0VMRlRFU1RTIGlzIG5vdCBzZXQKQ09ORklH X0xPQ0tfVE9SVFVSRV9URVNUPW0KQ09ORklHX1dXX01VVEVYX1NFTEZURVNUPW0KQ09ORklHX1NU QUNLVFJBQ0U9eQojIENPTkZJR19XQVJOX0FMTF9VTlNFRURFRF9SQU5ET00gaXMgbm90IHNldAoj IENPTkZJR19ERUJVR19LT0JKRUNUIGlzIG5vdCBzZXQKQ09ORklHX0RFQlVHX0JVR1ZFUkJPU0U9 eQpDT05GSUdfREVCVUdfTElTVD15CiMgQ09ORklHX0RFQlVHX1BJX0xJU1QgaXMgbm90IHNldAoj IENPTkZJR19ERUJVR19TRyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX05PVElGSUVSUyBpcyBu b3Qgc2V0CiMgQ09ORklHX0RFQlVHX0NSRURFTlRJQUxTIGlzIG5vdCBzZXQKCiMKIyBSQ1UgRGVi dWdnaW5nCiMKQ09ORklHX1RPUlRVUkVfVEVTVD1tCkNPTkZJR19SQ1VfUEVSRl9URVNUPW0KQ09O RklHX1JDVV9UT1JUVVJFX1RFU1Q9bQpDT05GSUdfUkNVX0NQVV9TVEFMTF9USU1FT1VUPTYwCiMg Q09ORklHX1JDVV9UUkFDRSBpcyBub3Qgc2V0CiMgQ09ORklHX1JDVV9FUVNfREVCVUcgaXMgbm90 IHNldAojIENPTkZJR19ERUJVR19XUV9GT1JDRV9SUl9DUFUgaXMgbm90IHNldAojIENPTkZJR19E RUJVR19CTE9DS19FWFRfREVWVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVV9IT1RQTFVHX1NUQVRF X0NPTlRST0wgaXMgbm90IHNldApDT05GSUdfTk9USUZJRVJfRVJST1JfSU5KRUNUSU9OPW0KQ09O RklHX1BNX05PVElGSUVSX0VSUk9SX0lOSkVDVD1tCiMgQ09ORklHX05FVERFVl9OT1RJRklFUl9F UlJPUl9JTkpFQ1QgaXMgbm90IHNldApDT05GSUdfRlVOQ1RJT05fRVJST1JfSU5KRUNUSU9OPXkK Q09ORklHX0ZBVUxUX0lOSkVDVElPTj15CiMgQ09ORklHX0ZBSUxTTEFCIGlzIG5vdCBzZXQKIyBD T05GSUdfRkFJTF9QQUdFX0FMTE9DIGlzIG5vdCBzZXQKQ09ORklHX0ZBSUxfTUFLRV9SRVFVRVNU PXkKIyBDT05GSUdfRkFJTF9JT19USU1FT1VUIGlzIG5vdCBzZXQKIyBDT05GSUdfRkFJTF9GVVRF WCBpcyBub3Qgc2V0CkNPTkZJR19GQVVMVF9JTkpFQ1RJT05fREVCVUdfRlM9eQojIENPTkZJR19G QUlMX0ZVTkNUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRkFJTF9NTUNfUkVRVUVTVCBpcyBub3Qg c2V0CkNPTkZJR19MQVRFTkNZVE9QPXkKQ09ORklHX1VTRVJfU1RBQ0tUUkFDRV9TVVBQT1JUPXkK Q09ORklHX05PUF9UUkFDRVI9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9UUkFDRVI9eQpDT05GSUdf SEFWRV9GVU5DVElPTl9HUkFQSF9UUkFDRVI9eQpDT05GSUdfSEFWRV9EWU5BTUlDX0ZUUkFDRT15 CkNPTkZJR19IQVZFX0RZTkFNSUNfRlRSQUNFX1dJVEhfUkVHUz15CkNPTkZJR19IQVZFX0ZUUkFD RV9NQ09VTlRfUkVDT1JEPXkKQ09ORklHX0hBVkVfU1lTQ0FMTF9UUkFDRVBPSU5UUz15CkNPTkZJ R19IQVZFX0ZFTlRSWT15CkNPTkZJR19IQVZFX0NfUkVDT1JETUNPVU5UPXkKQ09ORklHX1RSQUNF Ul9NQVhfVFJBQ0U9eQpDT05GSUdfVFJBQ0VfQ0xPQ0s9eQpDT05GSUdfUklOR19CVUZGRVI9eQpD T05GSUdfRVZFTlRfVFJBQ0lORz15CkNPTkZJR19DT05URVhUX1NXSVRDSF9UUkFDRVI9eQpDT05G SUdfUklOR19CVUZGRVJfQUxMT1dfU1dBUD15CkNPTkZJR19UUkFDSU5HPXkKQ09ORklHX0dFTkVS SUNfVFJBQ0VSPXkKQ09ORklHX1RSQUNJTkdfU1VQUE9SVD15CkNPTkZJR19GVFJBQ0U9eQpDT05G SUdfRlVOQ1RJT05fVFJBQ0VSPXkKQ09ORklHX0ZVTkNUSU9OX0dSQVBIX1RSQUNFUj15CiMgQ09O RklHX1BSRUVNUFRJUlFfRVZFTlRTIGlzIG5vdCBzZXQKIyBDT05GSUdfSVJRU09GRl9UUkFDRVIg aXMgbm90IHNldApDT05GSUdfU0NIRURfVFJBQ0VSPXkKIyBDT05GSUdfSFdMQVRfVFJBQ0VSIGlz IG5vdCBzZXQKQ09ORklHX0ZUUkFDRV9TWVNDQUxMUz15CkNPTkZJR19UUkFDRVJfU05BUFNIT1Q9 eQojIENPTkZJR19UUkFDRVJfU05BUFNIT1RfUEVSX0NQVV9TV0FQIGlzIG5vdCBzZXQKQ09ORklH X0JSQU5DSF9QUk9GSUxFX05PTkU9eQojIENPTkZJR19QUk9GSUxFX0FOTk9UQVRFRF9CUkFOQ0hF UyBpcyBub3Qgc2V0CiMgQ09ORklHX1BST0ZJTEVfQUxMX0JSQU5DSEVTIGlzIG5vdCBzZXQKQ09O RklHX1NUQUNLX1RSQUNFUj15CkNPTkZJR19CTEtfREVWX0lPX1RSQUNFPXkKQ09ORklHX0tQUk9C RV9FVkVOVFM9eQojIENPTkZJR19LUFJPQkVfRVZFTlRTX09OX05PVFJBQ0UgaXMgbm90IHNldApD T05GSUdfVVBST0JFX0VWRU5UUz15CkNPTkZJR19CUEZfRVZFTlRTPXkKQ09ORklHX0RZTkFNSUNf RVZFTlRTPXkKQ09ORklHX1BST0JFX0VWRU5UUz15CkNPTkZJR19EWU5BTUlDX0ZUUkFDRT15CkNP TkZJR19EWU5BTUlDX0ZUUkFDRV9XSVRIX1JFR1M9eQpDT05GSUdfRlVOQ1RJT05fUFJPRklMRVI9 eQojIENPTkZJR19CUEZfS1BST0JFX09WRVJSSURFIGlzIG5vdCBzZXQKQ09ORklHX0ZUUkFDRV9N Q09VTlRfUkVDT1JEPXkKIyBDT05GSUdfRlRSQUNFX1NUQVJUVVBfVEVTVCBpcyBub3Qgc2V0CiMg Q09ORklHX01NSU9UUkFDRSBpcyBub3Qgc2V0CkNPTkZJR19UUkFDSU5HX01BUD15CkNPTkZJR19I SVNUX1RSSUdHRVJTPXkKIyBDT05GSUdfVFJBQ0VQT0lOVF9CRU5DSE1BUksgaXMgbm90IHNldApD T05GSUdfUklOR19CVUZGRVJfQkVOQ0hNQVJLPW0KIyBDT05GSUdfUklOR19CVUZGRVJfU1RBUlRV UF9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfUFJFRU1QVElSUV9ERUxBWV9URVNUIGlzIG5vdCBz ZXQKIyBDT05GSUdfVFJBQ0VfRVZBTF9NQVBfRklMRSBpcyBub3Qgc2V0CkNPTkZJR19UUkFDSU5H X0VWRU5UU19HUElPPXkKQ09ORklHX1BST1ZJREVfT0hDSTEzOTRfRE1BX0lOSVQ9eQojIENPTkZJ R19ETUFfQVBJX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1JVTlRJTUVfVEVTVElOR19NRU5VPXkK Q09ORklHX0xLRFRNPW0KIyBDT05GSUdfVEVTVF9MSVNUX1NPUlQgaXMgbm90IHNldAojIENPTkZJ R19URVNUX1NPUlQgaXMgbm90IHNldAojIENPTkZJR19LUFJPQkVTX1NBTklUWV9URVNUIGlzIG5v dCBzZXQKIyBDT05GSUdfQkFDS1RSQUNFX1NFTEZfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19SQlRS RUVfVEVTVD1tCkNPTkZJR19JTlRFUlZBTF9UUkVFX1RFU1Q9bQpDT05GSUdfUEVSQ1BVX1RFU1Q9 bQpDT05GSUdfQVRPTUlDNjRfU0VMRlRFU1Q9eQpDT05GSUdfQVNZTkNfUkFJRDZfVEVTVD1tCiMg Q09ORklHX1RFU1RfSEVYRFVNUCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfU1RSSU5HX0hFTFBF UlMgaXMgbm90IHNldApDT05GSUdfVEVTVF9LU1RSVE9YPW0KQ09ORklHX1RFU1RfUFJJTlRGPW0K Q09ORklHX1RFU1RfQklUTUFQPW0KIyBDT05GSUdfVEVTVF9CSVRGSUVMRCBpcyBub3Qgc2V0CiMg Q09ORklHX1RFU1RfVVVJRCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfWEFSUkFZIGlzIG5vdCBz ZXQKIyBDT05GSUdfVEVTVF9PVkVSRkxPVyBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfUkhBU0hU QUJMRSBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfSEFTSCBpcyBub3Qgc2V0CiMgQ09ORklHX1RF U1RfSURBIGlzIG5vdCBzZXQKQ09ORklHX1RFU1RfTEtNPW0KQ09ORklHX1RFU1RfVVNFUl9DT1BZ PW0KQ09ORklHX1RFU1RfQlBGPW0KIyBDT05GSUdfRklORF9CSVRfQkVOQ0hNQVJLIGlzIG5vdCBz ZXQKQ09ORklHX1RFU1RfRklSTVdBUkU9bQpDT05GSUdfVEVTVF9TWVNDVEw9bQpDT05GSUdfVEVT VF9VREVMQVk9bQpDT05GSUdfVEVTVF9TVEFUSUNfS0VZUz1tCkNPTkZJR19URVNUX0tNT0Q9bQoj IENPTkZJR19URVNUX01FTUNBVF9QIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVNVEVTVCBpcyBub3Qg c2V0CiMgQ09ORklHX0JVR19PTl9EQVRBX0NPUlJVUFRJT04gaXMgbm90IHNldAojIENPTkZJR19T QU1QTEVTIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfQVJDSF9LR0RCPXkKIyBDT05GSUdfS0dEQiBp cyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19VQlNBTl9TQU5JVElaRV9BTEw9eQojIENPTkZJR19V QlNBTiBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hBU19ERVZNRU1fSVNfQUxMT1dFRD15CkNPTkZJ R19TVFJJQ1RfREVWTUVNPXkKIyBDT05GSUdfSU9fU1RSSUNUX0RFVk1FTSBpcyBub3Qgc2V0CkNP TkZJR19UUkFDRV9JUlFGTEFHU19TVVBQT1JUPXkKQ09ORklHX0VBUkxZX1BSSU5US19VU0I9eQpD T05GSUdfWDg2X1ZFUkJPU0VfQk9PVFVQPXkKQ09ORklHX0VBUkxZX1BSSU5USz15CkNPTkZJR19F QVJMWV9QUklOVEtfREJHUD15CiMgQ09ORklHX0VBUkxZX1BSSU5US19FRkkgaXMgbm90IHNldAoj IENPTkZJR19FQVJMWV9QUklOVEtfVVNCX1hEQkMgaXMgbm90IHNldAojIENPTkZJR19YODZfUFRE VU1QIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX1BHVF9EVU1QIGlzIG5vdCBzZXQKIyBDT05GSUdf REVCVUdfV1ggaXMgbm90IHNldApDT05GSUdfRE9VQkxFRkFVTFQ9eQojIENPTkZJR19ERUJVR19U TEJGTFVTSCBpcyBub3Qgc2V0CiMgQ09ORklHX0lPTU1VX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklH X0hBVkVfTU1JT1RSQUNFX1NVUFBPUlQ9eQpDT05GSUdfWDg2X0RFQ09ERVJfU0VMRlRFU1Q9eQpD T05GSUdfSU9fREVMQVlfVFlQRV8wWDgwPTAKQ09ORklHX0lPX0RFTEFZX1RZUEVfMFhFRD0xCkNP TkZJR19JT19ERUxBWV9UWVBFX1VERUxBWT0yCkNPTkZJR19JT19ERUxBWV9UWVBFX05PTkU9MwpD T05GSUdfSU9fREVMQVlfMFg4MD15CiMgQ09ORklHX0lPX0RFTEFZXzBYRUQgaXMgbm90IHNldAoj IENPTkZJR19JT19ERUxBWV9VREVMQVkgaXMgbm90IHNldAojIENPTkZJR19JT19ERUxBWV9OT05F IGlzIG5vdCBzZXQKQ09ORklHX0RFRkFVTFRfSU9fREVMQVlfVFlQRT0wCkNPTkZJR19ERUJVR19C T09UX1BBUkFNUz15CiMgQ09ORklHX0NQQV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19PUFRJTUla RV9JTkxJTklORz15CiMgQ09ORklHX0RFQlVHX0VOVFJZIGlzIG5vdCBzZXQKIyBDT05GSUdfREVC VUdfTk1JX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9ERUJVR19GUFU9eQojIENPTkZJ R19QVU5JVF9BVE9NX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1VOV0lOREVSX09SQz15CiMgQ09O RklHX1VOV0lOREVSX0ZSQU1FX1BPSU5URVIgaXMgbm90IHNldAojIENPTkZJR19VTldJTkRFUl9H VUVTUyBpcyBub3Qgc2V0Cg== --===============2871883783618193533== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job-script.ksh" IyEvYmluL3NoCgpleHBvcnRfdG9wX2VudigpCnsKCWV4cG9ydCBzdWl0ZT0na2VybmVsX3NlbGZ0 ZXN0cycKCWV4cG9ydCB0ZXN0Y2FzZT0na2VybmVsX3NlbGZ0ZXN0cycKCWV4cG9ydCBjYXRlZ29y eT0nZnVuY3Rpb25hbCcKCWV4cG9ydCBuZWVkX21lbW9yeT0nMkcnCglleHBvcnQgbmVlZF9jcHU9 MgoJZXhwb3J0IGtlcm5lbF9jbWRsaW5lPSdlcnN0X2Rpc2FibGUnCglleHBvcnQgam9iX29yaWdp bj0nL2xrcC9sa3AvLnNyYy0yMDE5MDIxNi0xMjEzNDMvYWxsb3QvY3ljbGljOnZtOmxpbnV4LWRl dmVsOmRldmVsLWhvdXJseS92bS1zbmItNEcva2VybmVsX3NlbGZ0ZXN0cy55YW1sJwoJZXhwb3J0 IHF1ZXVlX2NtZGxpbmVfa2V5cz0nYnJhbmNoCmNvbW1pdCcKCWV4cG9ydCBxdWV1ZT0nYmlzZWN0 JwoJZXhwb3J0IHRlc3Rib3g9J3ZtLXNuYi00Ry0xMDUnCglleHBvcnQgdGJveF9ncm91cD0ndm0t c25iLTRHJwoJZXhwb3J0IHN1Ym1pdF9pZD0nNWM2OTRjYTUwYjlhOTMwYzZmOGEwYjJiJwoJZXhw b3J0IGpvYl9maWxlPScvbGtwL2pvYnMvc2NoZWR1bGVkL3ZtLXNuYi00Ry0xMDUva2VybmVsX3Nl bGZ0ZXN0cy1rc2VsZnRlc3RzLTAzLWRlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3otNjBiMTE5 Y2FlLTIwMTkwMjE3LTY4NzE5LTFyaGt2a2otMS55YW1sJwoJZXhwb3J0IGlkPSc0YmE5NGQ3YWRh ZTk5NWNmNGI3MjAxNzZjNzM4NTlkM2M1ZDcyOTVhJwoJZXhwb3J0IHF1ZXVlcl92ZXJzaW9uPScv bGtwL2xrcC8uc3JjLTIwMTkwMjE2LTEyMTM0MycKCWV4cG9ydCBuZWVkX2tlcm5lbF9oZWFkZXJz PXRydWUKCWV4cG9ydCBuZWVkX2tlcm5lbF9zZWxmdGVzdHM9dHJ1ZQoJZXhwb3J0IG5lZWRfa2Nv bmZpZz0nQ09ORklHX1JVTlRJTUVfVEVTVElOR19NRU5VPXkKQ09ORklHX1RFU1RfRklSTVdBUkUK Q09ORklHX1RFU1RfVVNFUl9DT1BZCkNPTkZJR19NRU1PUllfTk9USUZJRVJfRVJST1JfSU5KRUNU CkNPTkZJR19NRU1PUllfSE9UUExVR19TUEFSU0U9eQpDT05GSUdfTk9USUZJRVJfRVJST1JfSU5K RUNUSU9OCkNPTkZJR19GVFJBQ0U9eQpDT05GSUdfVEVTVF9CSVRNQVAKQ09ORklHX1RFU1RfUFJJ TlRGCkNPTkZJR19URVNUX1NUQVRJQ19LRVlTCkNPTkZJR19CUEZfU1lTQ0FMTD15CkNPTkZJR19O RVRfQ0xTX0JQRj1tCkNPTkZJR19CUEZfRVZFTlRTPXkKQ09ORklHX1RFU1RfQlBGPW0KQ09ORklH X0FSQ0hfSEFWRV9OTUlfU0FGRV9DTVBYQ0hHPXkKQ09ORklHX0hJU1RfVFJJR0dFUlM9eQpDT05G SUdfRU1CRURERUQ9eQpDT05GSUdfR1BJT19NT0NLVVA9eQpDT05GSUdfVVNFUkZBVUxURkQ9eQpD T05GSUdfU1lOQ19GSUxFPXkKQ09ORklHX1NXX1NZTkM9eQpDT05GSUdfTUlTQ19GSUxFU1lTVEVN Uz15CkNPTkZJR19QU1RPUkU9eQpDT05GSUdfUFNUT1JFX1BNU0c9eQpDT05GSUdfUFNUT1JFX0NP TlNPTEU9eQpDT05GSUdfUFNUT1JFX1JBTT1tCkNPTkZJR19GV19MT0FERVJfVVNFUl9IRUxQRVJf RkFMTEJBQ0s9eQpDT05GSUdfRVhQRVJUPXkKQ09ORklHX0NIRUNLUE9JTlRfUkVTVE9SRT15CkNP TkZJR19FRklWQVJfRlMKQ09ORklHX1RFU1RfS01PRD1tCkNPTkZJR19URVNUX0xLTT1tCkNPTkZJ R19YRlNfRlM9bQpDT05GSUdfVFVOPW0KQ09ORklHX0JUUkZTX0ZTPW0KQ09ORklHX1RFU1RfU1lT Q1RMPW0KQ09ORklHX0JQRl9TVFJFQU1fUEFSU0VSPXkKQ09ORklHX0NHUk9VUF9CUEY9eQpDT05G SUdfSVBWNl9NVUxUSVBMRV9UQUJMRVM9eQpDT05GSUdfTkVUX0wzX01BU1RFUl9ERVY9eQpDT05G SUdfTkVUX1ZSRj15CkNPTkZJR19ORVRfRk9VPW0KQ09ORklHX05FVF9GT1VfSVBfVFVOTkVMUz15 CkNPTkZJR19NQUNTRUM9eQpDT05GSUdfWDg2X0lOVEVMX01QWD15CkNPTkZJR19SQ19MT09QQkFD SwpDT05GSUdfSVBWNl9TRUc2X0xXVFVOTkVMPXkKQ09ORklHX0xXVFVOTkVMPXkKQ09ORklHX1dX X01VVEVYX1NFTEZURVNUPW0KQ09ORklHX0RSTV9ERUJVR19TRUxGVEVTVD1tCkNPTkZJR19LVk1f R1VFU1Q9eScKCWV4cG9ydCBjb21taXQ9JzYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1 NjgxNTY5OTEnCglleHBvcnQgc3NoX2Jhc2VfcG9ydD0yMzAzMgoJZXhwb3J0IGtjb25maWc9J3g4 Nl82NC1yaGVsLTcuMicKCWV4cG9ydCBjb21waWxlcj0nZ2NjLTcnCglleHBvcnQgcm9vdGZzPSdk ZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6JwoJZXhwb3J0IGVucXVldWVfdGltZT0nMjAxOS0w Mi0xNyAxOTo1OTozMyArMDgwMCcKCWV4cG9ydCBfaWQ9JzVjNjk0Y2E1MGI5YTkzMGM2ZjhhMGIy YycKCWV4cG9ydCBfcnQ9Jy9yZXN1bHQva2VybmVsX3NlbGZ0ZXN0cy9rc2VsZnRlc3RzLTAzL3Zt LXNuYi00Ry9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L3g4Nl82NC1yaGVsLTcuMi9nY2Mt Ny82MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxJwoJZXhwb3J0IHVzZXI9 J2xrcCcKCWV4cG9ydCBoZWFkX2NvbW1pdD0nNTU4ZGQ2N2VlN2FjZTQwMjk2ZWIxNTAyODFmZGNm NTg3MzMxZDExMScKCWV4cG9ydCBiYXNlX2NvbW1pdD0nZjE3YjVmMDZjYjkyZWYyMjUwNTEzYTFl MTU0YzQ3Yjc4ZGYwN2Q0MCcKCWV4cG9ydCBicmFuY2g9J2xpbnV4LWRldmVsL2RldmVsLWhvdXJs eS0yMDE5MDIxNzA2JwoJZXhwb3J0IHJlc3VsdF9yb290PScvcmVzdWx0L2tlcm5lbF9zZWxmdGVz dHMva3NlbGZ0ZXN0cy0wMy92bS1zbmItNEcvZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNnei94 ODZfNjQtcmhlbC03LjIvZ2NjLTcvNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1 Njk5MS8zJwoJZXhwb3J0IHNjaGVkdWxlcl92ZXJzaW9uPScvbGtwL2xrcC8uc3JjLTIwMTkwMjE2 LTEyMTM0MycKCWV4cG9ydCBMS1BfU0VSVkVSPSdpbm4nCglleHBvcnQgbWF4X3VwdGltZT0zNjAw CglleHBvcnQgaW5pdHJkPScvb3NpbWFnZS9kZWJpYW4vZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAz LmNneicKCWV4cG9ydCBib290bG9hZGVyX2FwcGVuZD0ncm9vdD0vZGV2L3JhbTAKdXNlcj1sa3AK am9iPS9sa3Avam9icy9zY2hlZHVsZWQvdm0tc25iLTRHLTEwNS9rZXJuZWxfc2VsZnRlc3RzLWtz ZWxmdGVzdHMtMDMtZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNnei02MGIxMTljYWUtMjAxOTAy MTctNjg3MTktMXJoa3Zrai0xLnlhbWwKQVJDSD14ODZfNjQKa2NvbmZpZz14ODZfNjQtcmhlbC03 LjIKYnJhbmNoPWxpbnV4LWRldmVsL2RldmVsLWhvdXJseS0yMDE5MDIxNzA2CmNvbW1pdD02MGIx MTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxCkJPT1RfSU1BR0U9L3BrZy9saW51 eC94ODZfNjQtcmhlbC03LjIvZ2NjLTcvNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2 ODE1Njk5MS92bWxpbnV6LTUuMC4wLXJjMS0wMDAwMS1nNjBiMTE5YwplcnN0X2Rpc2FibGUKbWF4 X3VwdGltZT0zNjAwClJFU1VMVF9ST09UPS9yZXN1bHQva2VybmVsX3NlbGZ0ZXN0cy9rc2VsZnRl c3RzLTAzL3ZtLXNuYi00Ry9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L3g4Nl82NC1yaGVs LTcuMi9nY2MtNy82MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxLzMKTEtQ X1NFUlZFUj1pbm4KZGVidWcKYXBpYz1kZWJ1ZwpzeXNycV9hbHdheXNfZW5hYmxlZApyY3VwZGF0 ZS5yY3VfY3B1X3N0YWxsX3RpbWVvdXQ9MTAwCm5ldC5pZm5hbWVzPTAKcHJpbnRrLmRldmttc2c9 b24KcGFuaWM9LTEKc29mdGxvY2t1cF9wYW5pYz0xCm5taV93YXRjaGRvZz1wYW5pYwpvb3BzPXBh bmljCmxvYWRfcmFtZGlzaz0yCnByb21wdF9yYW1kaXNrPTAKZHJiZC5taW5vcl9jb3VudD04CnN5 c3RlbWQubG9nX2xldmVsPWVycgppZ25vcmVfbG9nbGV2ZWwKY29uc29sZT10dHkwCmVhcmx5cHJp bnRrPXR0eVMwLDExNTIwMApjb25zb2xlPXR0eVMwLDExNTIwMAp2Z2E9bm9ybWFsCnJ3JwoJZXhw b3J0IG1vZHVsZXNfaW5pdHJkPScvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuMi9nY2MtNy82MGIx MTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL21vZHVsZXMuY2d6JwoJZXhwb3J0 IGJtX2luaXRyZD0nL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L3J1 bi1pcGNvbmZpZ18yMDE4LTA0LTAzLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAx OC0wNC0wMy5jZ3ovbGtwXzIwMTgtMDQtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82 NC0yMDE4LTA0LTAzLmNnei9yc3luYy1yb290ZnNfMjAxOC0wNC0wMy5jZ3osL29zaW1hZ2UvZGVw cy9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L2tlcm5lbF9zZWxmdGVzdHNfMjAxOC0xMi0x Mi5jZ3osL29zaW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ova2VybmVsX3Nl bGZ0ZXN0cy14ODZfNjQtZjVkNTgyNzc3YmNiXzIwMTgtMTItMTIuY2d6JwoJZXhwb3J0IGxpbnV4 X2hlYWRlcnNfaW5pdHJkPScvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuMi9nY2MtNy82MGIxMTlj YWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL2xpbnV4LWhlYWRlcnMuY2d6JwoJZXhw b3J0IGxpbnV4X3NlbGZ0ZXN0c19pbml0cmQ9Jy9wa2cvbGludXgveDg2XzY0LXJoZWwtNy4yL2dj Yy03LzYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvbGludXgtc2VsZnRl c3RzLmNneicKCWV4cG9ydCBsa3BfaW5pdHJkPScvbGtwL2xrcC9sa3AteDg2XzY0LmNneicKCWV4 cG9ydCBzaXRlPSdpbm4nCglleHBvcnQgTEtQX0NHSV9QT1JUPTgwCglleHBvcnQgTEtQX0NJRlNf UE9SVD0xMzkKCWV4cG9ydCBzY2hlZHVsZV9ub3RpZnlfYWRkcmVzcz0KCWV4cG9ydCBtb2RlbD0n cWVtdS1zeXN0ZW0teDg2XzY0IC1lbmFibGUta3ZtIC1jcHUgU2FuZHlCcmlkZ2UnCglleHBvcnQg bnJfY3B1PTIKCWV4cG9ydCBtZW1vcnk9JzRHJwoJZXhwb3J0IGhkZF9wYXJ0aXRpb25zPScvZGV2 L3ZkYSAvZGV2L3ZkYiAvZGV2L3ZkYyAvZGV2L3ZkZCAvZGV2L3ZkZSAvZGV2L3ZkZicKCWV4cG9y dCBzd2FwX3BhcnRpdGlvbnM9Jy9kZXYvdmRnJwoJZXhwb3J0IHZtX3Rib3hfZ3JvdXA9J3ZtLXNu Yi00RycKCWV4cG9ydCBucl92bT01NgoJZXhwb3J0IHZtX2Jhc2VfaWQ9MTAwMQoJZXhwb3J0IGtl cm5lbD0nL3BrZy9saW51eC94ODZfNjQtcmhlbC03LjIvZ2NjLTcvNjBiMTE5Y2FlODZlY2IzMDBm YTUwZmQxMDcxMjJlMzU2ODE1Njk5MS92bWxpbnV6LTUuMC4wLXJjMS0wMDAwMS1nNjBiMTE5YycK CWV4cG9ydCBkZXF1ZXVlX3RpbWU9JzIwMTktMDItMTcgMjA6MTg6MzYgKzA4MDAnCglleHBvcnQg am9iX2luaXRyZD0nL2xrcC9qb2JzL3NjaGVkdWxlZC92bS1zbmItNEctMTA1L2tlcm5lbF9zZWxm dGVzdHMta3NlbGZ0ZXN0cy0wMy1kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6LTYwYjExOWNh ZS0yMDE5MDIxNy02ODcxOS0xcmhrdmtqLTEuY2d6JwoKCVsgLW4gIiRMS1BfU1JDIiBdIHx8Cgll eHBvcnQgTEtQX1NSQz0vbGtwLyR7dXNlcjotbGtwfS9zcmMKfQoKcnVuX2pvYigpCnsKCWVjaG8g JCQgPiAkVE1QL3J1bi1qb2IucGlkCgoJLiAkTEtQX1NSQy9saWIvaHR0cC5zaAoJLiAkTEtQX1NS Qy9saWIvam9iLnNoCgkuICRMS1BfU1JDL2xpYi9lbnYuc2gKCglleHBvcnRfdG9wX2VudgoKCXJ1 bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIga21zZwoJcnVuX21vbml0b3IgJExL UF9TUkMvbW9uaXRvcnMvd3JhcHBlciBoZWFydGJlYXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21v bml0b3JzL3dyYXBwZXIgbWVtaW5mbwoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3Jh cHBlciBvb20ta2lsbGVyCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy9wbGFpbi93YXRj aGRvZwoKCXJ1bl90ZXN0IGdyb3VwPSdrc2VsZnRlc3RzLTAzJyAkTEtQX1NSQy90ZXN0cy93cmFw cGVyIGtlcm5lbF9zZWxmdGVzdHMKfQoKZXh0cmFjdF9zdGF0cygpCnsKCWV4cG9ydCBzdGF0c19w YXJ0X2JlZ2luPQoJZXhwb3J0IHN0YXRzX3BhcnRfZW5kPQoKCSRMS1BfU1JDL3N0YXRzL3dyYXBw ZXIga2VybmVsX3NlbGZ0ZXN0cwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBrbXNnCgkkTEtQX1NS Qy9zdGF0cy93cmFwcGVyIG1lbWluZm8KCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIHRpbWUga2Vy bmVsX3NlbGZ0ZXN0cy50aW1lCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIHRpbWUKCSRMS1BfU1JD L3N0YXRzL3dyYXBwZXIgZG1lc2cKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIga21zZwoJJExLUF9T UkMvc3RhdHMvd3JhcHBlciBzdGRlcnIKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgbGFzdF9zdGF0 ZQp9CgoiJEAiCg== --===============2871883783618193533== Content-Type: application/x-xz MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="dmesg.xz" /Td6WFoAAATm1rRGAgAhARYAAAB0L+Wj421/jQ1dADKYSqt8kKSEWvAZo7Ydv/tz/AJuxJZ5vBF3 0b/zsUFOhv9TudZULcPnnyAaraV0UdmWBL/0Qq2x8RyxDtkd8eDlFp664TyRWk15adeeFsGoNV0C FcUhdzRTXPevHYdBUb7TpDtgTQuxFYYNfXgOy5Nyuklp6StIH6/WeOZ1oedV71x1FO4HNNhqjT4N 7LBh3P7dnPXAVcKNPV60+CKUuBh3C2D2YA6JdlIe7oiazz8A4U4R9to8YNHVsslDVokhHEx7Ulhf bqrbLEwW7dDs7UvhDSo8Z5Qb1SiebzRTgqwZWpfkosKuQk9wGRFXibUQvEmHFrcEtBrHWUynDb87 9iPMqodswfC4ZPW6Q/ykTH+YLQAUzj+fEPThCazBhwVa/skLIDpGQpti1zgNW3sFgHO6fjVCr8tz Aw7xxIk3IlfmkWc/In3UYOvSTVayJF9HRxqymlJ7sVnpCEGcG+SOAHM2ot6iMJGrUxZtJG11551F 2xVOIR4jv60MU/FGE2zpTu2012T5xvnMA4YhJBSfS0y83n4Hsb5Qjl0D+0HQLGctT3kf4kuhRZZo JSlR3BZi4dHkEsDWQpFBc/+1wO0iEJE/2XyVqeZiG0d9aSHALOk1Bf0pD0P2zne8kIQw+HkIzs3o /nfK4SLKqsyfNmZKB+WvdrK1IKcOHpDRihUkQ5yqRkLL7GHNFovljS6FYgWACRff1pb+ETiiWO8e jspk+Yj4Y10Q0jqz9VZJEBmWGPpe3uj2QOYutgX6YahyoIK7zld+foYAdb2jj47t/0rKW6we1/C2 dBhgL2WtNLPbvfpoB27YaE4pcD3e1NDG68YzplA2rMDhAsI+1zKfjBwRAI+xboQk93ILdIQj+s29 Aqf1w403s+uIdIlT30X/sdvEFJW65JSBMsJivEvle8OWtSphqOV6+sx8k3bMAT2M/+r8sJdq19aQ cifHO6c4W/u4LnENEH92UhS22j9gbPGd7V4ClCyLp510lMoehrVNliJ/KKvNvWrFy4Mvhqsv4R8H g8hZt/lZhzAqowbSt3Muh7c2xOju7PNNoWnrD3yyFErVJTm06WyuA1ZNK8iwjCleNQIVdpbYJh2P A0VtYPrCN6W/FmALt4NI9FcBPRVli+3H3JDY/7FoqK6VSFwvM8d+YUEY0Fz1SZTCCm/8iS62wj9F +mA7eLDE46Ni27wBpg2Dt267c9+CdXtEeo4AtiTfEKmTF3LC8SUzG/ytyac2P/U+XGlfHBzMwMkC jwTPKJ7Hm5LFJeUXZ2AgpfBdcqn7byjqpoFcZ01+o4r2LULQB6MAQ78gRVmDpgSU0bSD/vM5T2XZ bW/H4DB8eOGesQwaUHQRmrkSxmRN3+TF5NZYyKEmYBftnJ7Ff/xJSMni/kbBCiHwWaVI3VTuDDsK k67em12uWLG1pNP5+OgcCU/jGxZkdpx35c4qz138TUBvcz2BqIGwcRizLVWCV7tcg8GJy52ZwsCq S1LiEPRqVs91QskSZBKU54sxl/4WIVkgP7nAyIbNpYQert442LgDeAo6xm6tqfMMQp0xeWgeMyLk FxtcUxRfJQThuu6VX5bRkAho9p9e4xLbcDdVung6D7gGZAA9Azf6rdDOd6EjmBDq0+vALDtTlDzg pj5Us8uOpZFOWT/z1OPUZKyTQWV3i8nYERoGdkBjnlYx4Er8+K8RyFWFb8j4th/o/x1fncFlg7e2 yOvqk8y33k4Ulh+tgXqiNv99neV/ifVvDWQOBv8lwfb2dJXHX+X96yFY0bjQFOHd4SOvu4LJUwtu 6a8XQx4lPd20iDNPxmGhEXezhv722cLTp/Mc8cdr7agDAcOKRQvXO1TpZj4a3OHX5xRhhEuIha+X ax7/sEpQ96G4EBcC2/yRZE06Swmb3ApKDQwt1cRbd6NOcDy/vzTG6x1JSOqW4BmR98LbFM3dkJc5 jEzvq4U5nAcln7YPKnq5d3EGL1a3mcbONi+xqvp55I3WfKfvOP83gz/iFVY+kCUgZ/1fNT3i90zU 2DIq5K6SEPL2L3KIS8gxlG2i5nA0/8rNoWxKQvPK+uqV0VsVit6dMD5dNHYY507hbxXmu+UyYOJJ /usGNjqUOYOA8Va9uyag4a7Q8/xcSSX8tOS60/tdt/O0kmYLLEcxcCIMnNA5aZqBXe92DrjITj7A 4g7wuSQr5KV8H1FTf7gJgCwewLV3ZHfRqLXlNuw+1XPekJoCbFcWg01DE/RHt+JbfUY3pdcO6QIE rXChYwuI3TFoBRoyuKPl6cpOcgw6wVS47fFYQAp61yr2nye/xePLnorX4+pzpt2b6rMS5DSE9Zk1 l/JLkQuasaWo1pIqvr+bg+WL0mGZMex7DO+abys4OvdYIrDz2KW9iq135Ta4PZZY3jaS2j100GQl JE2V5+yRIM6ukPZfr9HRmeNFedn9nAGIW2i75uKoox5PFevYByvm8Oa3Sjn5HSxOlcS0ZL1V/zZn WsxbBHUg2L70vwauF10ybFXXD+HuzZwZT4aB8oU2rVLK7mLsmY+8azSd0FYqTrkPpM2lkoddrkZo iXKyA7iFLo99Yl9R+o+e/YbHjp6el3Qp2BSvx2P0Qk3mUACibv/HKsRdwf4T3L654fx+v+DgRSZs LA8y52Edke6cNxTFByhE617EsWR7nkoB8W2nbStsOPwzl60oX9edmUDgiPWpDW1+Iv1XsJelarBO 3qfVGrr2Wdi7yPUbfBp9kGr1TpsA9Fe6V6HxP4D6KNV4vRdDsXiAnihOsUJWeb2KAjlE3Wi5ENDN 0X2pDn6melSPMOVfTAqVk9euosHgPvNs9snxqKGlg4YaHjvX8/EtATI58R1q8MzFjtq1ci0BcR2O KVqvXsrq7nSQIWx1HZ2NfxatVr4jmugVcFhQiGM/HtmsK89B3794XEpBSQsAag/wxhGtqhAdb2UG Xkdj2+dOVzFLq6YCXYRknINdJWlPdjNrPPqc1o6UeadKOme9PMHIstVLvQTm4SHbCxjtjw3pvOf0 WuwMNiByLg62qyvw0kNPuB1rqNFcQE9QUIXLzJj4mm8EHK12Zfv0wnLJ9ZrGaQyQxJOlQNMGWUa1 Xuz/tBEes3ylBAbVS9CiDgeo/gHO6ZYhvDyNoA1PywIX7jPEbGFpF/SKjv90pEk7l2qkotIy4/r9 X4iNdqutIpmAUAckBp9onF1T3kwiKVMl76w6N81X1w/U6scBv6lIP5XbXuP7v2y5uoXuDZLz9YQq YrSkBnp71ikWCwswFbGCQockvlu8t7Bz2HHYoaCAkZmXFtEoT+k6QoK+LwW/3FILVjp8yYs1fXXl M+NRRd0w/eqAkqYqEDPUUprXiU1uGA8888tA3cyK0BIGZ0VN7k/kUDsolYUzNEDIkUr6wla8Qg0b 7o7/MkafOa6EEfgt0sdDwqPf7rUbHQ9m32VE5IN8061YmoSszBRXKI+nK64ttXMCX5eY2MzO4gZN 3mZkSUVu4mXxpnNnqIh0xUJ99J+7oFExxu2dirgzZbqCB8FuehxcYB7TATd7vkYv7BkLG9chM2uS AnRaoiVF04ZfdRdx/9dwxV64SHLG6Z7rb8D3Z/Db+6Tm2jyNXrVtQoY1sQCrfJ9UhLBAwWR4JziB MhRPKH17QPaxDwzOlfx2X4NL8fXdoYfebETTSlqfqJhV970xAww+SUKTq/Cbq27m7RWp6l3+NL2B KQX1TokylX4H6YZvnFrxI+SDifrFG1+rxxSZKqNjtZONMj1y9KAPfk/e56zT8y9Jtn79CVnSKYYG aaQlQEzGM3iQ+TnJxyxxSuNB5rsRjJyJvqesBG8Ld+iNhYpQsVmB/c2LWz760zdNwzzUvGG3B5PK 4OdJx7rxJK7Q19lIR+mLuWjiAV+Mef1+c7UPPFcFW8O2yupN1as/yk4sAB42mQDeE4GzQ2xIJvcC bfPyU1aBDRCQ/J+YjMEi4tqF6AIa5bPE9iZECThT/DHSA0QhL87ksGhIUCjYLE8ffwCBQGsbHZTd 6xmCAyacFLiDDNrlbre49E8D7Rh/q6gEVjDf5F+ChCmLomNEemmLsy62xFn/pKeiXiWghznh499C 5/a7AzHUfBpn/Jx7WHCgpAprsQ7CMEvqkAO18OLVXp5s5PnMXeGuoHd8u8zvi26/F+C8syhBHtnC rj2NZcgIZH/PHOBjkXRT8iQGfR9W910bPx3qWYVV0MDFtyY/3ulNlYt8bX1UmnexXHSdrMKiPK2J ZqwEuchsIPFgsvGj6MleukaR/tSApayvUJQKsg/X8/i1D5gpNRon72T6zXMQ615eqgwL/G828Jm/ zwm4Zcl0msigexLinZWqd2vZ4Es6iEPDt0qBhWDxiu6Z2APieWrR6a8KWpLDZhafv95VSCpcusXe yLVEmcDv+HsE3Me2WlYx+U8ZBgI12yWYyDzulYJrcHzNT2J3u2e+jFuoFAgqcl4YZLq1/VTQKXjK pHBu4N7d0Fw1VckaEv20aheTL7Rn99V/zmekOKVYSzn4/W8VScT9+GtVy3qDf6aT9385Ty8stUZY 9uc+oRusGSmKLwEkz0jWgVgoXlqSJavK+fjHwqbJBUEIlvw51FTMBv85IlIJbaql96cWMLz2I3y9 P5VXEoWNPcN7G3tT454bSBz5x/pVxM3nRKT1eA42Mdn6uHlA646v9ouRldXaXknTM/X7H4td2j6p LmAxWlV6GOfTtknMmNpDO9d8oXvHCjiIFgn72Hm5rbqbjeayKC3dfRFVSsKCvOu7LYglf73BpfLK GUY16l3sVsrWEnWH07GhKrIaAbL6fAivQ+Yuj7st3NAv9F5ligYQkmym3bqh4/ccFybwG9W3TtX+ SYiC++BLyLef+6BpC5NnFAVt9cUTu9D1JD0leHjhEuizKWVZ8mCn7bZaOAjLm7WeHNSgDmEZMvzm VTMmm56fI3p++UsawlNdGIXFJ9/kjTAQSJcd4syt6v77wDG4WVvAhMRfCaJt3vmPd29kM1cSoSzr cQq/uDpN0WTm3QmG6KWLQBhF1a+mwczdOUI1CsRjibZ6uCe/SRAvIO4CfTNNURXYMRCVM94qN5Qy 9sDDs8xPcG1dOGRzqW301Atje6kcCgREb/BwKteGhptWLyMiCAchjB6K6MGWlTaUs7fA5ivVqE8n Db4hzBRih8kJjnB3bkB9rGjKkKYGoG4e/MFQdZGWExlMs9UQlB73g84gy7ehoJgy2WmnpNK7TFnd t3Lw/L/KZ5UPgTgL2ad4CIBFEJYaL5lWyoD3aUyZ7RF3NnyUTkHDF2zcQ9oYhE/iYSONu98ZCdxM 517jQ43sgoBybLUguOZCCbuJBeMkMp2pFJFEIQ5LsSI78Q9tsIKAwWokDxFVCzfcXaKkJXZfPm0I 2qiU5GvJLGjJUx73bR42Y0lmkWJuVY+AaOs4GUsCq8OELIb29y1NBrBipA7pDwVhBKu0+91u3MMt ojqaoiM9X84cOtFRghmZCb2uRqk5x/9Ai7uO/mnoizeWKKjo+vPZjnh3JpZE/4W+VMc8SHHwWE2+ r/NL0DeN1uiqZ8idq95ci7879CJKlJlCKwHYVi9PwtcMk7IbVdwVHebXCP+OvLk2tWpesLdpzTMU QtKbTx5C5dsvSIDPdNxoottS5sUyo8WTRAx/kze4fY0eORV1WRirFBZKHSy/0+CWEekyWQ3nPORL nPXLP0Ytne/XJA/PysZAhe6sXqXvC5mxhkXutyiEVQSpCZCdOglYruRIW1v8Iozj+cTmAaoDJOx6 dmot/6d8imVIFnQh82KYCsZYKm73iAqBdBvSwIMdXnRrJ2zzzTwzjA4bouFa/R0jWLhKpBxkdV0c rTTeG9g3pRmTIr2NgxK7hk5WrleTaOhC8CFbjoJE7GYSLurlSvSqZRBPnSke3de7TL3bIEL09ida ijd+0FKsJDYhH51/m7rXtIOpmUIgfr083aDNFraDpAErewbSsN1Je7sOfeTxCUTWRnuJ6beI0w3/ AA5uRL+Z95StOo3uMxmIS4+D/eR8X29ceiaJPjLDGxLyfY6ynxEfQ+G9db+GDdCJseNzTBJua75P hgrw59E2AbTiMfNoWZJkgiftax9It+Qa6RFS110sat3hpP7qjApdzaJy/AfuPQfE4rJCROqZ4+SV yPqg//d2y7ZubB20P45pWe7gvoEV4FOsiw3UR3gAcY+z9TyINGvXXmLzVrKcLXzKm0XJlhio0LNG si3zZZ5tEJdDei+B41steBqD4Qc9sBWnvBOx1TZywYFYqTJ6ETEPpoCHbkaf9kvH4IUBTNNw+dDp bjr5OPLKlRYCUglyQJB4fnPawK86FyHGFf7wEGH2C7cb46TPQe43OvYLYgmneEDcIGnWVrErP7gI AAjZf2sKo8vHCAAGCiZYG3UYL10iGWKJ6pcCUEV7RaUoj1L4s/ugIcwNLB72hb2gFvaI66gor1qH o4TpmEDz5Zc3NnEWTn+AIA+8KfJsDbRIM/U9eWlBVpGpv7kTd/9WzAKaEa0az/LpXqsyOFZo+VvQ KEDFYdP+xe1o3l6wwaNLQGHDw59lKXcfsB/Pi7x+SulYgEg6lgKjI3jcQyAJH0mtMzOGIu18M8ec JUFfqtd3+AeeEe/1AYydykQFOkXSet8Gn0luStz8qA0dcSwaxwc6jMlnNvEeS5d4UjBRmXL2cl+Q B3F81dSjKXWv1B39Oxc+FM+fNB4qnx/9NOnpC98vmeAp/B/ta+vs7DjMsjqduV9d54U0liPiFlEO +ya5WYaZFvMoGt5GrLJFri7WLkKq1GxSnW/GQ6widTP2Vi3cEO59mLtG12ZOA+i5V0M8j1x6zkoa mknBbk6FV7Cx4rNaa9W8eLjHC5EAqmnKsrxZ0eH3+2iP+uR2SMHMpUC7UVz2WRqRjo6GQ6D5CIR5 Ta2SQFCFhho6s2xOezQ4AEaGcZtNT4xkc5/909z1g9M/zpV2/MMZ2Qx5gFVQqlHgA0gLmgXrmX7r 3z+3UWgW9K1S4SjuNRA69VgMyE2n/6QYRb7Iere+XijcqR6K9xhDgVeCO09qUVfv/+kDowwac1Sx Jx+Dulwq7QE74pkNw7IRNf1iGffRpGKjOrCTx5AWbLuJI5veF2yoWU0uwOb26k5/DTqA3jF+jBIo q50IQSrYLfif3Ok1Hdr8m2J7D9nX0gjpsAZo0ImYPRn7pLPLuGeRtSQHsw0VV0JnSuAr+u0PPsi9 a+P0dxh8KZI/sDY+1ouf1wQW/Ha0dAvuVNgiW0iZc3KkgKBYLJ6s12oKUq9kbLL+dGP0g7iA5IEA l1icuXLfbIFU5m+CjcCHNdtAnqUyXGy0Z1tViM0Ek+0C/fyqLvYDw4XorL2U4Ew+g2JLNrtpJYw6 YZUE5FSZJbHNkNITgFvWZmWhw7m4qNh2ceirEZO7TTXDetGjLFOy1NsBmS2WgjBfC21ZJv6hIhc3 UobYGG3U1XB8arXgQa+BcQMrW1XqoQ6+CiBUxbAE9YPCgIZ8I0z6yMl2rZLCkXtM4vFUQonkCSEK 6bluxTdv6i4z2MLfXsZwI4DyiL1LIE80fKGxXcPIuzGQMnDlb3tc9S2KGmIB6LpHYo05DMKekt4D JfDma+73BimYOhP//tXLNHWQRytSDzy3+1Nh99P0/7zlxeQK7dAsZrdAU02pSnxEEW5l9xKd2Pqq IroK9fuy6QlY0bf2NyCgi8mBe7rMBdb886FTUMatwZvmErRf3iv5rIDOyiHHSaJg6s+o3K0a4Lwt s9XmMuux2Cfh4zCd42UIWWlrnpwvzie7d19e0ZkCqqkA/sBfQtn8lpebjDtbN3R0PKQE/6SxnNuz TyvifhFymlfUBeNp2ReVIxgT9rPpjNBbOlBvTM6ZMp1fMQon+SpT0C/ViynciOiZi7NwUiXYV8oX PHBotseGVrYBmToZliB79jvmDxSvZ7PBfjElhbZ5Okhd7gapHhSZM1pbBFG4cSWuJeu0PNiYK8Hs c5OnsqPfDXJPlPrqfyzJ4LPaG5XgzkVk7x7jnIGE6ifnysQVIQoBYDqsI/gHPzB44qvWUKvhAipK EjICa+33Yl3D8nGKbfPKmd0T+GiFeYeO9J87Nty255cr8qRfZlywwuyHptI6cRNY5kcgewYbAShM IBs1C4wYFwX4yvs9eeUd+RyUUhUGEGDiCpGWkUT9tmP2HaRxGvFw1ZyJxKlQhJ6z9hEXcCXiPCFV MvatzaxHjI+RGHB4474z7ZT8SVbVjh/oFyKR2f4B9PN7rrUIBcMwVAVmBoEa5bhOlG6LHFmPRH54 8aMxVL5BvArwn4OirnU8GrgzLJW1gc4WwENjLZntkvmMgpeaCO6NdBSaMiOuBG6fBs9Bq/4uLo4C a4eZfDU2LkUWCvZ9H110O1aO+6/AIWYg8ZDcr+yLL1UiB0wehwcIPeLTiJBZx+7t2a42eeJu9we6 zJtAoShnKg0apkGSDIGdJxKj6W1O4NlwCv57SIm9yPGQETdbgElHddVweHtdmC6TxQUOSAz22D3/ ttLy3CwMiaud4Jspu2iYjYAPcHgWf7aq1Xfhi6xETPbLOzZZTDF9kG1kbDUgcn5VAe7Jkg6uw0oD gz2GYMk2+8tbQOlZg4sMv2RXKwUq/09WHc/q1kLiTPs1/4Dw75gQNbKdqfq2cyrDa8OKon8rSY8w RrrNEp3eWVWTVCL6zvc7fkU7j2V7ViBeGTukvYO7O8QFqaGAuTcC23woSL1reS98U/WzfYio6xVl nCi+oNTLpdykmKSVoUnl/XHdBEGaq0qPZa/aDxL65DDJzX3skn90+b8tYWybslvltnoOJgSSIXrb RFJdzwIKmFrTzg6LFKkxrcVyBj/EABRg7+Z0E8ch4O54pefrPXgmnOkSqsNVyBxuf/Z2Al3GAW7f OlayJGIvM5MCOaKPRVXvLJ8rS9qDJV3eK0amB6LaI51lcbBUgV+t6M5Wp0Cz0frUp/oi0d0FSBX+ uUPQUOzkuYDeZt0D+t/nbp0GxV+3VEmbHeS1+8yEtWuHlNRJ8r8ytQh3UZ9WmDe4vTZ0JAzseC8M LU1sZF1hAHYtubTaXQTkrt5FHgCk9YjaHpf6+rAlyjl1EJPw8xkrwp6iLU164zaGrCpZPuP1123S 9iQDQvcqCGYy7WVVdpecDFM+whJ5+kvkEtPiFWDWwbMJeXTLbOgwa/Zn37G5LqQ4IWaR6UJfQllc Cu3sN8KGo2ui+nbWayJnLBjvCG/3CS7DyLYX3TFCNRO0vOYmbFa9/+Jq9H2IF477D3xEtlQuAWhA ayIzcKfOocvZ8vu0Q3SX+ejijSZM/PIy6oK6yTPnsyMD8LQF81eM4pTFyGIwnjO7zRw/O1A5Nwyx 5i+aptylky7ZM88hY4idSAMBaGedGWm0/r6FoHADWojO77FxsB7yVThHdi6KfPuWAJz/D1xwFMT4 Jnu/P5V5beD/dAuIOU+MeaUlsBEZki4j8OrlqdBOZ+ljwcnjFzS0bELvu/0UtdcF7CBhQqRndTwY gp5d1+cuwnpSvIrxmeaZOJivMJdjAgjLu+3YtDPNDoSgRumX5nXp5EEPAEwu8Sv6tKrJiAEhg/v0 14w2OrWxMzXApazciMVH/kjBuInb5+xMsD2j2HCizByeUiXeiePOqZA1FzS964thgI/5GXzUiGPa 7aCls9E3gB2K8XgKtA/69WRwl4SEhKWvIosuLJwdnfIz/2rhYYrk/RvyrODi8GuHnagAW2LuPG/p Ue8ey4TOBTRG/gjXD8rWDHT6n1bpDFv5pdNIzXBXh/9hiWsY1dLeKHiJFPUocx3NFe1ZBIrtO9dF H8fu5VedRLHTPzV7XiidRWPIm30s1RdTb7C0SluUQ0uV9nnHJdULVFtsAJbpOLLBeZtHK6UrTcAK H6hi56gl9YoqxV83FOsDYwbRq3vcC4KGJRLhyBbs/CtXUe2NFYwXsfod3Y2nCAP1c8meDcN7EyYU vZZ8XjAYCq3+vUHF1tR4f7+EsZ1Lxy+3Fg69pAfuY1ZgNAEqs7dDFqrTsKmtt4SWO99cCLYToxqX nZOu9J8KVLYMobXDCm8OI2WMqQxsW4/pufKrm0Ia2pcftFIqbIgA3GSf7qrMVRVt1OKnIIiBnvgx xRyLZKunygmS7GDNBwbvuIVoia/rGUBsMOMe6dM9+WmcHFuYmfWt0gp8UlmFBGeS35pu8TYyKz4y g20uifClhW1sRRI3cW6IztpyCbU2LoHADAIxG/5xExHqBf6I6GYkzLXKIpMiA8+JMfqbWJpXeeJF brHk3ZKTtC6BhfS3L9Ungb7EIXHqQH6ngpFdmwk2HS3h4vXPbCnSOP18RnrfKl1Nf7XNEspLGRls 2fVoLstcidpqtutz1Vvs6ad4Ozj7C0XkoEiHQ6e7QTtkbsPuyVJFj+BLwUQeu8hfgorcCqfbrRHW cAaCS7/bfycF5rl828lEgcYuQA74icNdSsFAfGU5h0RPHbgFKBVUbAps1V858/TilhDMu8bgWHS9 /QVx1u0Fg5ZpLu+qzqWqTSddhSLdK61KW6oBAf8hOLL/cl0yGN+NPpkAeqxxAQ8W+SgK0kqP+jPD WwkWXEANcKiNyJQLfSwJJg9CgL9+76EUkc/PDSce7lbvHDHGs6Ujpd7gn1a8ne5KwCR592fMdGRF 2a564FbjT3xcjqSgx0aquP3Dz+ST7fzaILk5B7EVH7NeoKUTEGnMsC1B/CeOhEsGSSnf3Jkmpk3N NCRNfFRVCsm5YCNUZTPW1Ss7fDuThGCsZVAI7Kfuw8Ok4fDaYMG2nAY4NzUbN08NuJIoBj8iQv8m Ivrwp/lwaoEUUtMw830+8yr3fQKujlAnWDIvVXvyUmYPhX/xNAbf7+zVfyiEFZ8k21GQ43iuEoQ6 Phn0BA1s7NvlNkGvI3Pi0b0J61+fl/KDDsnetK0mS+Lzswn3RU+zHoSlXLLpwV2RK0lhrHSF1QlX Fu9LsvzBa3BHW75YKlA1wobDlEtzD5ueZoHCTNpk1p90zCXBkUWpuhG8hyer1hmMIBpauzPbdeIK +KSm5SvkvzBtznoAL9E6AFJojuBht3AHFzSoIHP1RsPRlHUBSxDrNijzlHN6hAYn2lV9ofDgZuNv Aq4ezN+AW1UQIvphz5Ro6eLU4hI8kViuLYnmom5ITg3ifj3DPsSyVIn2msUTwC3k+xiqqXOMwJce AKZiZ8ue6p1mIfeG5VvHK1eLFmy7Qsr9VHtjPXw06hd2WJTBOVnIIRsutcGFd80G/RMsgOR2Mwb8 SZ97kc9+RpuHu9mTbCllDZ7ZTiNI3AVmrpuaJ2mbbaY+qDz2LTMBYIOr1IFuvCe85ANZ0ZVLss7+ RH5+1A+0hIrh6RhUJmUXcm7bOlTEyGjf1nneyAzF4b03REIwBgWRMSc9EhcAJZk+KaNXjzieVfVC AcqVXVV/KjzqSxWYsBqxFA4gjw/ZbWHTdd62kGrCxywhUMSyOqZ77Y6ivlllLItsqPnNa3ssJx79 YYvZ2N/H8xrNNoT/gjQh3iUyZmR8lrontbBkrYZvwL4eUuSU4m7hIqYAf0qu8/0zMVONxAZZM7VU kQH1V4+3pnSNdJs5mwu/kP2AAG3/zCaEkMmPNMsr0HOd5Imt3nnD04b0xGMEL/szVvoab6rBfdbC hgYBNgUljH8DyAuJWIozJ+bvsAmJq8C7/IiAXNLB6MwhqxkCghjUGlfgs84ZMd9VIYk4pTCKcBeL Mjh5DKahAbmZrjQnx5gDqUalQU/l5g+WJtCEYikH5g1qAtT4cF24bWJNRTBj7S3e2FxVoM9mEf84 ZSUHXtGGqCvZC3z5ifj70luuk//AbLxR53ZegfdH/A4r2wTnMKaB+sdJZJ0fT42HoajnLwCSyZU6 8aFQ7Inbq76jKyNvxqjKtLaAaiS8rHmJIVWPzqty8H5oulaa3KC2w6SpKq1etWoWPCUSvL8zyqj8 2FhOf1jWmhUFvJBLBCZNIPgirAFl1IM6zjPa29kTrE23CM9ip6hoYUgjQ90BGW6oWV5+dsbhamDN SVBufF8OVJ/EEmgKbJcTScehllt3pVVIogHhf7Wij01viR6bIQptSjDgtvjALEnyJ08P+oC6wazP mzwK5mtFeYBFz3iBgn7UEEfWKOyB3wkx7Qzm3cHochQHQ6HMw7aa6e8uiVdJzwV/AnPcUljY6iU+ EL354AIud0+u3jjtG63KiR0GdEB0r1R5RdH3Rv/fbtnnv/yjnLpBWUWArq2LNz5/7uOBQ/zRvDRO WpggFfTESwluwj4FM1cathPErVnoiEerR8mDifBN9LaQhJweFZtKmSvNpvP/AsDI/MCx997hlI54 hxdw6AIRAXuBDXYpwzIyo5oPuzv+K75guy3aLslqCWM3Z4vP2nIPjww8z45/MfIuYPJ5mJwUNOqN 9RJFh4QlBYIz6PWH20BmSAHkc6BFMblfJZ1fOMqNrSYlQeffPpQ1RI9IibRwV74sPQ4R/x32N7wc cDzgWvZFKzPlKWiFqv1Pd5gglS9DiVHe/Tanm74wf0yYfVaYrtAkf9Y/ae/VSC9xXgcHP0GCCZ55 MY+JNE+2dDH/VssE9NmnnY6mMoGukpPIfUvaxryCWBYU0nWOZ2MUgfrYClo5dLY937Nf6BVFsWyy MNHB6Hi31NOKKv6T+3wLrH8tSs9XxUONvDKxzt6fl8ccl7m1hKRI5E3RoZz9rL+xV/wYehbn14Y/ tpAzYi2apFlQ0J/RaaWYpBk9xVo2W30HGzqNsKM4DbC90H0b5+0ycaRCfQ4tnQIrSpsXT31iKK0H 5ujEO491nW40ROLIuCv5TzmXmtVOjj3+B2Pwlua9vUgTElawrHD10ahRV6gD008TF9AOaTGXpTLM FoEEgQJ821Tv6SrU/Tm+P7aq9eT3DaeFRApexu/K8NR8AQIGp6xtIyza1QU3jCFPnJ0HPigHmBo+ Ap9VYA1wt0TOnJpL/uvr0JVrrE7ULvd94K8Yy5aRK8XhfWQ8xcQdpGP/aVDG+GJBpUm6mVlxX2cL SlpbKXZ6v9okyKD5lbmrfd189s8ulXPRU3i+9k8pS3n778sksPGzkthTBRDyYvvAhqm7VngesBPF 8ovudn0S06P1EiAmX/YE5hrMG1248Kr/la/kyHd20UAK1AlDmMhQNJtTp5A+Ad2qPkBrChtYbOVR CFS5vNWTB+pbg+zJPt8Xtxy7armuHwnjIbQUdP5QtXcfde4Mw2XeCWYZ1k5vPUsCNeJ0dttjlGPY MAWxL4MuClhC9hp+SgP/zck5fT7rg6TypRA3pXnaRc5kD0zA49V7LLfl5lUeVX9zDnZDIui2igpk ax8tKopvFyMTJZhnlu8JMY3qQQW2h8H34OfHzJIC3gEFkazXoBgZWJUSwLbi75soVvHdhayxQvDa dHRC48BljuB9XT31NX0/r399tPOV+++RgHGE5eb7oq97a1xCwDKASQkvtCjjuADTkO9UFu3uCzbW Ta3TGDx/atv9GwJCAUAukPrbwqaKHtfWez/BRIgf/Qf1GBYSzrQAx1n+WhZ6KQFwReNdtii+yYbA m89ule7AH/vcAhi78G3CKV7Z0IkihJxgE7V7iXQI33PI11uD0aVCXAuuTAyYv9cUh8yY8r49MxQT QMT4aWmvkrmoTkRMSe4TxkyDAnvQvCqWl8cgnYxv4nDtST869+ItpNdcOT6NmlikAgCSQxAzKuse uLnyhbg63k6ccdmlq4ACrora7KIKiQG7jaOOK4bhF7TbR3TxrgagnZD7XsB0FFHrHpx2ltj7bOg6 ta1DYkpTfXMaCf4DA+3cb+69zvMW+7V7yvdf2v5AldpKm0ywRycGZ6qnLy58J3gutjxLY7bJrXcQ nwZ4BlZYfL4iFx4xcghluZnpwj4iIUWiSOuTW2lvUykmPp5jb+VTz3IKVPtD3EihwrHXbheJrL9C HOUe/7pdqE53bvZjgdM3DWqIxl3r2ZgoJZ9QnYE2iQPZLiVM+3JTCer61J6JlsSgAie62h7vkU9K XHyCf+vgphDCiwRPqhndIrboDLGF7M/93d5XxXrXhXuGhvNlmJ2EtkIYTy7dGnRUjRnELZhtmtIT TwceyAJ4JPo+BYp2VT5qdTAlE6gQ4SIIyq+0/1Q7vNgtXYHgAlf2LQMmJ7t60anE0ADgzOhwIEl9 MIEPj1VTCsT47Pt47RedMT7OH+4lLN00DdTT+rDDOod9xhzvomEba475finJeKGAx5HxIve/ZZ+y ZW+av5n0xqH5aT0vX4buxlRDDVFqhP1j0Ay5KgZsqYES3SSIqsiZ7fhE1TbofY/FJdMyH8tm3sl7 y0q/BaDdSwb4tBdK5QcRB1USvWmb98b+la7mHhOGFdhz+xZlMr8pbzoQoAPPhMnYY/oU8hesicXz wEKYeXY6nltbEf8hy8MVHbYZwwltmRwePW+RWP1xkGFOaqwrPhHUyD8BV1p05IQbUI09lXXzD7AP jSWUIKx0Jyow+S9P/nyFCkIusf+XkzSu0FFSkfpiXckLpakPJJU9DWcNqe5ArRR77LzGB7cP1aJ3 K6fbnW1425I7Nr4jozKIEMhm3OxkzYMu1FqUCPhhQbkT50LFzYgWBvuktt4ic/ByTL76RGoi5JN2 I+WbW0YmkdiX5pX8NvsFz2wl/UdroINJChCLML916x/+Gnt5y2YISinL6POtXflSNhe5xYgXIWKW dGMTgW1qs0Y0aulQqIs1XFSFd5Ga1gUlHi8djPdNJTE4a1yfHhPcTYhskDtv3rM0VkkIDkTgnXpu oQyKc/P9wAqxJ0gTp9aI3RDJNWp2Ta6rWWZJNOnsb+YP8RdDIqYSelrg27OZHSfBJ/F99Y/NNeQO D1xKqgkddRQZuRB+oc6w926ewQy2tbfSKZ/zbIwPTjOVlTIrmeTdADJ5+IlcmTknGq2oLV0AFfZu KODKd1C+JZ2sMNP4TIszmkKyfgbNZRVLhukfEUFdkA/b3j5VaEXC9OHlHjOBoneCO8B5Kso/WOUU btmSSeBEdEcjdMYDclJJlZlDPIVJeLsyjzw1j2h6EaZYluDXhRQG1VmjxCgnM9kxcMn0kFUz5p3y I85kQdIJkdS0jay8AGuXXkeVD0y4jmsVyswjFGCeOGWWHXtpr5ssX5Lodhyp1FSsNULY8YKXZVh0 dnGUQGlHEw9kBcStGk0LGV4DpQv9cXQVQBHb+a2AbE1CQbyE3Ul+Bi+3lvb6+ondcSKbg03lToTv HcCJb6PZIGh8iopJiPow+yWtvKx5EFGXmzyiFaFAW3Kdx7rnlursdOUh9gE9TEGpIeCMvhtA5Uga roqQDZlwag7hbcUyo7T6rUg5VPBf3vkQazntuEnVreR4mQ/h3S8NaQbBkPRjlPTNbQUt8DZqonov Py8kRTnok7YwemLY2gkOFzN4XFkzVpgZlM7GocyPPyV0sNQy0r/4CPDcJQvW3RbmPp5QTPkSKZcU 5bFUfl1+/Dbpn8U2cLsuMHDl3BTfJ+X1knQMrRt7m6NaQng1ZAyGejsg7BSSrV1Ewf4wcIificIf mLMksZtQtQ6S2+NC0CFZuRZOjpcKEsJjylIbML9cQCDqWKfi/T3XvpeK0C8iPGg2lTgqdI5skZg3 E/g2eZsI54Jk+lyIiYFexCY77KjKICYrLYnDrnPm8IuCk/fHpWZDF7gkrijPYdNYH7FQJLdG8O8R AuiIyDOPaQsbQDxwdQg+3cpwEYAEID4m4qsFZ4kVzpy42FZI05eplrPqxA1UHwDuh7kDPjPpXw4h 9TdnRODT6FvaFU/29za5iE5yZB7GVoIcY+++vI4qYSNHJI3pF6pgy34A54gTfUC8RvHvSIHRfdvC N+WjYqq/NgkG3LeW7HtWutJqombHF0cq33F1eT3UnvX2oOc8QAQOM+HH87A6Ldh94pOPoDpZyWSG MlpoviXEgAbOZnoToiLjZz6wuhMegAg11dCEIj0wwRA4cPXMogTifSfalSt/3OFaaIfBNrF4HZBr DlXcwbnG4pxJYYjhW7OzrK2gpB3UX1YRr34NFVE4U9SgIHbggVZ1mm9OSy9bJF+2PmBhD8nROUeG XALDIrEDsmExa0g1Sti7feOGu7OqdfeeH6acYBA2ZgsuRYmyZY6cJp7zlqKJmWXPHsQM6KDSLXjg QByt5va9mCusX5GG5SmjU/eR9PTZVv3f0imEiutsIc6IvDc7FaVWZFtEsinVY2Yk0DxE/EggL2ec KhhREbZa8f13Hlm+Le1lk9nv7RHwVtNVRJM508eMLji/07R4mmeDtsvH+tsOXjnsTpfEq0pesezL jXyFE/6wKt7Y4zd9qaZIRx1JJk24k6FwQU56YSd/ECPRGHqlq0HzG9ZVowcpkLciGo6a5MeqaKyY X1uU3Wa89HiVTdO6kXwXaea0q2CTo4vwyOjxTubMzqmAXEWWT1gd1i6w1WzLH3tCIm6c5iccBUA5 aITJBRKogb+0S42fxBazZBIa1c32O9IjclF7ayMynyvKO2zrw9IkIJ7nhMP4xkLcg0cxiJ5n8K4v 0j7hPu8YTAipdwlxRGyTUKj3c0vC4Y/t4MTB+RJZzosIuj/zeACoR4xw5gx9qHLE7C+qeMaIDRTF ZY5j0eEtkqT1Iw14kVPY1EIMheV230vOy8m/cfI7s8c4yUXLaAYKvUqzbkLSeKiaOrdRqfnQDcTm oB73ZzqcJhpBqx4mcO2rzScC0DWnNFiP89HyNJD7Qo191dj038D3sUQXbx/NI6YiEoJCTlY251pE IYqTswUkwYlsjs1bGk1o7r/gy8bucxVw+ph3CTr5I8YWLaJFZal1Tr7UlkK0Ms9qNpYjp6WtLmJV IVkfT8UKiVpWMaE3rewVoFBcbzSEyGXsiEH54aYhAcf7zlK/8hIdrc8AiCT30qxLf3dlxY40OO96 xd56GGWo7soGzguwR8qHYW8XJk0g7dV3gWIYdFLHjLQBm93jxtyB7ICbgq3HgcV6tSNdvPbr2JSK aXgLLE1JDnGca3lA5vWAoIoCYc794XEGhxPl11j48pEhkrP8jrU0xc2rpTWKhuZX/8/SEQkDbTfb xXblGYeCqZquq4jKBu6thAjcL1XKszWGk//JkhdCnoxk5q5EjDltSgEZiFasYm0hGPw1dc5XxyQR Wg1QUSCdWUf+Xw09CG4/ypCMEoUdOg7DiY/PIdC6eZE4ADYwvVhsbMTwiwgrfYQnwN4hvQt/qHzj q7OjZ6xWu4Ly0tYvHmnj82/FVCFv6deCy20h8v+VA9gB93OUc1uZjt/DQo7bErUp0/rDRtIiONjQ CNLkYOFLWzVu+9kC0EPSEe0uXX17rAt/NMAlttyJ3kqfSCteRRZ9ybtXn2tTRKRkqstSfV8tcXSy YFM/AFo3ozm0YV00bZJ9zHLSpGinehgLa8B6+zvkoKdVFHJVw/hZS6s7Ht7TUaBYkBE+7JWoU4r9 Uc05GkD/4PAFscviQ3FZ/PpozCVGt8GMwS/t5ZWXZnlhtAnY0On8ckUr534+puXffbmWxwpJL1rm c/3XK3E4IJWwqEhQc6B9yIHJsrVtz9H4+dTIIad5vIpeaT2UDzld5POzytSZFmR8Q23Fx8ep/XNW wHow27LznrWN89SPx4xLBZMQDmkgwqmnJbfdhhg8OxjoOORSck9hIOiQATBtF14m6UtubVvxBOU0 8lQP3e0lLU04+U8zx3xufjwu+sFFvRrO3HFS8TvkO1yoMByMHwBLCfaxEauIscGTgyM2G/Nh+p95 6HhF3UZvZSF9sEh9LWWNpb1Qcgu42KRC6RnVdgAEmkk+jDuDIFybkHdnsPjqvhA3NPSpnVasX1mK eTO/gVz5NWQqViCKQTOBpXbfLV3KDyBfJZBU0MIvhUVLdDOmZr7CJTIeQDGzHMBB9d6C+mqb7Gtk PAJg5Pd02Fo7XeBJicFZoEmh27enihMKMvuSwlpnwEwjju1gHaiGS7S+drDaIS12rsXD1gGRbhDM F/KvHpjcn6lyDwgVDm3/FAJR91zdh+Gfou2POoKrYAISt+2xbyA75gZhHgVI0yZe3fMyHVmZsycc jPkAaNtG+DmoO1IeQam33WGRz62wTRrSLIWdovRce9mMa731p41fDt0q5N9kJOZTcbF+anOmUMZp 3GBwufe3BjOcMBEaYVA0KegxT70JrQSTl/tBHyfaw61EhR4isZ+WcqPR2KSrCA7F9MBx3Gd4YW0Q de4RVAFbdqcCUxEbhCjPoDHe5dM73g6oo8aOC2+fEGRfKs7FqFhO6EbZu6vKu9GNjjaM0gwgPCvc +QCWqmb2gY/iQQyPdbZImBoaYijlYdluZL98rl0/HBtx039zPGGCMmqUSM4brYGWVxBWWMcqHpg0 vPaObeNBBeqE7YVL34mVmPa6/H8Xsn9WeydnpeMZU3mKDqYmJBWeT3+lwW703/mFQZuPf+be1PR+ 0/yUfavTjVa9YZbdf/cKjREliiuc4yvm2Go6d66ST4GHQHpo8JCFKdMeNaOV9LJHqVO5ZcbaL0yo jONOywFLbqg4BeiXmyxlefxhdXF/wW9QgBlzAqg5P+Zm15L2CKVeQHnmorSqbBR3H4S49ObvGFTn OtDfG8Yy8woFXh2DHMwINcHnYXrm6fsOBR4i1VIOMvz7JRtWrMT5HPQM54kNSdHlPbqNfB4b5Xud ooVDEshell0deQsh3aO7ynSsGDP+8q4pivMxySSZZmJCHBRjHONlX76x/RiUNO7vp2ty6JrjC+hQ BEMp7XX5hqKJePrQugAyQyIEnUBWSVEB2+Ut7RKzH9iFvUxPz8iqkqyxcMnFk1xAxKkqav/2nzzT +dtuPtNhJaOBndhB7XhiD8bjCchPPcjvsE+ZL6SrIldYmE10aTUbFpknXXZshEMXg8UQaE27Gs0r QLeMMD7o9IXgFggCMOK6IPnG41gDCpMHp3bTIAoFYvI239hQdLPeICDxW2rZM8IWcl58UQ0pLA9T Uf+FaiehhiJWUJWdjTTihIugACYhM9evQkABGD9CaAB/vkewVav3ZWsE1K+BCRo/4tn+C0xZOWyX QUYprt/C+Wn45truYOyiYIxvKyH+DBWIH0KdLF76c5EnUxh7dTH0uvpSOesL8CjmAvtsBGeM9+z/ xkQZ9vO7K2pBLuxabTRazskRTyXLuUgy8RixeqgOuSU69NqfMYZYpZeIdaWfWmtQBtn1bfnE6Uko Nq5iXBIXOawODOBv0V3us0QY15ahyNBoNiDrjtC7/ySNlqmpFOG2tAPU89DxF25z2LGxwJlF3Bb7 R/dM7hPzB3Jr3Zdg/32FbzEVxgufpSt7Jl0uGbW+b9EUURc349vC6RVmnZnhZOcgJCFoV9fwIvIm NmbREuLVEan1X30Ov3rylMhyemMwobmXolHO+4biLzKLgs7gDHgEoNQHmFyOfwZGhcql0MhZXPba bb3gOG/Y6JcvyZtoje3z5jZOhvybowRPxsCqhSxNVYrWZ9KG+oOTik2006Vj8/fwArVoRIVtWl8s pWKUeGJ2nMm0Td+D0k0l3Dy34Oxbrb7EydrBQ4/TQlFOo5Wz5Q6n4qpuZMjGv0vKWNW0GTVu0UT8 EAD/1xktIbWoedfNZ8keXTR9dV34cyZAi722EeT48FZQEtUIJ4BrMLpKyJb9DmCfOS/SdK6LQ8yD nnmX6iP4PKR9GKm/X5EVnq4PimqgZDpQTwfiS4H3b73QKqba1QBeuybnfKf3tJbjXHMqLhzFU2f/ Amb3Jxny1eYlE7pE7+BzsOBzTQpeFxxMWnFIb+ahMNj4JVSkm8PxUUt80MX8kBezZJM686RV5eyu EQos2Jq7Ctqe/GN/jln146esl2Z/4O7C6MPSu4SjXQVZRZd5OzEX8MAwQn78FpirPJUpcOi6GugC mtJwAb1AhGe/fJ0BPr9M5pAdKGSwz+FZC41a3g3f5Ch1+v30eoBwRGFA4eBLhQ2wd4eeKoAIp5sA 20+ZiIaSbnQJ7zuqLZUON9GTrsVn8Gxcjh4bweyhUFZrvIhxMgNEzYbFYY/QIFWaBX78rw0uO2l6 ySabBDBOxrtfZS5pLjXCb4JJ15LvMUdaHIkSdIX6fM0pY32REV42PTUTs3vr3pziPErz6QJA6r4/ eDNGi5nBp3sOFGxrniQWDFgcylGoWP3Z2ZQy0C37KXRrTCoM3fEkmLJWnoYkonOireVv+gnN7e/U S8OVgBBkeNYEjcvYlFDZ1ph+t0H4oGKhi3y0H25k3OuADU2nG7Sz4T1v3ccBk7Wz2K5XSEPks35N icxWLGjWXoIDDF1ix7c3ieSBcMlttig1jD6/PS+vXV5VlGgcSNEQbny3Vh5PYM73ePixfmNrmiD9 MpTrXqm8B5r0gPYyRShxIKyPYrFLLRTe1n2SQdnqHdVZCEINTBW3PtPtStv4HD6bhEFjxItLtXzG 64Sx6pXs+XJCaFbKPabEN7y+TNTpM813xE79rPokD84vRoA82/TSBabaRa3vMjxpoUh+1hZ5guiv RPbx9zGDTrWfXj/BSGiSz2qKv1p/n0LQH6aq/oEqoU9KCqhPb8DkJ0HFESjruSMR9hNyNutFxIT+ TJ9AlnV8PgF5sJCSsXUt5yjSBNHwdR/rquPFnf1F4NRbGjq5Kbcc6n6enO087IVZzUmD7KbW7hC+ ccPTfkux1XeGYRCeLpBy/w/BKVDdD4yB8wfNv620IU/sag+MkS7d1ooZExblEUOtnezEe30CRLlR sKwIgVNjSc+wRmw6eRC0oBjbN6q6w4K46dIzkXhiZNm9BmhOMnph6a0GGdL8IV9+YfpT7GdXLXbQ MImADqR3SCifIWm6XF5fK1Hhezrqh/cfLa33ipxHPunC2vH3sg77fwCtjm/OAL93W3hdmKdOQeHg Kn/M6+GhEb4pfb+IZ80PmpgkLR5s0xsGr6gKF3WmLCuOt/53HoyKMRkBGAZtDiM1vMfIpmkSAChp Gtc2lEnv1POQhCP1fORIolqEu/BWkBckW/rCfZCnYdx5jJqmnzGxWn5vyJnEu/b8O5asuYkYRU/l GL1GtN565lWK7R/CIBwOy5DbwYRDBZm9NQ2AR2oix5h+8sZ/NtIbW+Fof11FrJykD4g6npHI47mb O5xxTszWM07V1siKecGigiVSSA5zLrbjTxHgqrz3aMpnoswAwV5oqUzf27Gnmo4SGJic889ViufA dTu+qL99PZwetOY2FzyVy30uto1gDbXJ26h9ntHww9UykYfDnEw5DZk93hUbVPp5sA98UqIQASXm pEFoqfyxGXxZl7a3T97H2vGru4ZlvrrxuKul5QLTHjYFfKNczw7VDtINZ+yB9aqT92DL16eUxiRO yM5cxVfq/iDrQ7SGaLNAU3UxnGKGFhU8cgf+tprs7vjqecP90iUBgIlnsivWoBuwzIU4rP0+WVeK W244u64/PRN0nAiKfWCWT1MUMCJ2d0dCTX2UOVsM8EXQmXwmTBb0UxS/WVy6CGeUgX+Y0ptOjWgV 8iWLiFj5XFVVGFSA3ipqYluwQi728d/Cz+Nz0+I5gFbgTkx4JlO52TdAKY96gsXXiPi3q+YfnUP1 lWZVtx18+f3mAnQ5x5p1gQbYrHFNYWLO3tGzG0rRUyts8DdFQMZt0jVYrgblRBvepcWtWs3bIo5x D0coK5D1arAUMXe/j5tSKWcc2BTjtdrcLH0M8Z7lfHPLaT9RplcadMnXhv18y9AC9rIRLarxKxWb lHefmjt9vyoqBT0hyUNu05fa2OJXqGQztktcDDnpLVXfwYmHjRLnZIGNn4kThClUfZzBimvs4ocW 8DDw/AEAmMEqCHFLBPRwgFV5yewvY+0s9kdmz31FtDlHQ0xmvrmDpod8TB2zj9Pct2w8QmYKILhA HdYWel4b/Ep458KQ1rqB9zcLi+GdAMEVWzn4jvlyBm0Kr4z0oBvIeXhGpg+vkchVLKk46uIY7mKX mZCXrISgHKYyGwvKbmhyfh5l8Oi2TbdDsPiqreoPQ8aK/Y8aTcIPvHx1iJrlpQWdKNVjU6Yf3Hk6 /SOI7LhkYA4O1vbLa+WbNqo5sdRpobh4Jaoclkcgi8BLTOA4FKu2J5mhPZp8OghrbK9Fc/rxDbYo tLo5Jv11N58D2FH2QMD7oSICzceRQ8asVM+lfPsfzvm3pfMPLNXk47ooyv2irTX+blCxluuS8++L Lt+s5ipyGl497jWmIL2zmXG6ZGqaMlSE8mbV3jgiqmBMdWkpcLMNaj7n5PDnoFXT8GFFPNNuWcJ4 ynO1gaWWJMt2kz/6euleCmfLFTf5pN1XaiCh1gDuFXNE4SAYg5syTiGfTeefL2jeuo7bP/r+pCcE O3id7P4ScnpZ4rDzD6+Vowaek2O6vND0izOBU9xfm9LrzR/PdlYaisXNbKCzRCsy0UAj6nwwa3zS yalDyTMPIJ60bv5fDJ+IvS/03l1GuksQYt9CKQ+Bk26i1UnYZcV3AU71pprFujqrHtApyQxr5mKq O9GwTYWJz93Xe2MQLFzutbwLwLiEvEv2fr5D6+2z8/5sxeqE3wG2T4njnFIuoRoWodarSyRzO5ck T/rPxN02y1BrqpGxYq77Lahnppcw4g7NLEiJSfZ6Iozw7zxxOH74ms6ZtOBivsgSW5bd/+znn51G 02qvh51/+zKoXSNMaMkBoLa4eW+WiQ78Vk2iqq2lany1L924xyaB8dzG3iBtCsppunOAcKjyMHtT R1LsqD5W17hjtQN4OFf/OAcWHVgRWTwDgfp+equr8VXdREWxLNkTJ3g9gdmRCLhISOFy2capd6GW lhh+UbTX3I9kza9YqhgH6FU2iz1MdcHrtVXWuplsOa8ztVqHXZ3dRi5onWCan6IcbnXZFqXgqsci MYHvtt9ijCdL9fTSUQXWI94v6cNWWvgqns2EbjemNm7CrdC87EhtTQdly7Jn5OXjV2q7DkRCaLUL +YTRIHUn0toygUnbA1Vu6HPpIKZ0EeOmYtd68v9RXiIRuYz5GG0VJAhq6dhdsb2sR1B17ILM1hac xk0Xd3yJq0VtkkFcQYHUkJghyJTn0AueNzTasyE2CwlfggQlhkMgPXNzHsIlG/QYOIcrm1brBJTl HyVJCrY35EUz3Un0JBdWVd5P0b6U1jsXKgLrZ5QoR+PUBx2HPOlLx/EHeBJwIKS6ahLgi2sMi3m2 ncU3Jbj5vpQ6JsbxWOG4GxPb8c7h1qMz4H00/d62ZZOVpM3a8b+WZwUNZMsXqlb6LMp9r9MfoU1K l5W5S5IROUnpywF+7aW+7gX03L0S7po17+3zv5mX1uKoOrtTrAcPVgDK5kWATZqnIJSTiFOai6f2 NpCTKW9MHEJxAyKJkgQ1m9NRbJrqHVa23uS6bgTAZHiofIOEYq5x2XNdtUVpU22uOOURuij5zQ0+ BHeNOSZuua547udfMn5gci0VWmnA9OQyTT4E7QmMAeXfTXTFZbXdlvV2hCQDS5s+j71uc/abD5P3 06CnCKbwcR5jbyp+lo19BkXILav4ReVgmHX+PKrCMpk/6zk6nI2FuwTT+hkCGxC5EzwU9PMld8jr xwXU09HPOlOCVKw+vDlB4gt25xhmPG8ompQ1olNkdQY3XP6jxRXQVXNmwBbqGPE82x8kPGnZv0Oi B8lY8n+r/mNvvV5gesBvetG3YvbGJ9Gmf5jko9ZQQfg+3/rvQ2MMGT3RVXCsS2Nh5V95UT6pMYkv oId+e/iQKWJviiSM+TaDIXY2ZEhVQohQBiakcRthmdUNEqTWJm5qzsX9zKzGWBG2w5iJ8TSXtUoC 5gWfZnbdXEyE1rVOCfUSrnJ/ogD/2Gg+HvqylR1pupdMlsopNg2w2fEA5X6qcvTlgjs3tQuGehlF WWKdwIm7C9KI6mMIe0YOVV6vJOhWYL3kJJBv/aLTdFMpYk5c68APEkS9vi7NQLB7X7e9d4Sta+XV Pc4wwsFJONEGsUiy6u3e64WyhczfLVtjGRd8Gh5+nVbIhMeKzLRa9rCZRwaAmkuydZ4eqw52gLNg 8LESVtrjNBLW4YkwmpXgdwk7RKHl3XW4fweuZmEv+Uo3J76LcJmtsGRFyWT86RTcL4r7levymFmu En5MFRJsR0cvMuQBkVxUR1zpsoVQwQ/kIk9wK8XYkBY23JY/5SPSanBnR2c/Hyo48VunZwqT9x5M pjPNwys8MRlnTBBGkZZvudVps0LRqlzXhwbm5fHUPKZw4HjOMUm8gDgua+2/k/1SNbllYVe/iZKZ d5kcawsiSd43JZD4FmX/S/JGDA2IGswPQNAFYe+0cseawmbwMXSdi3uWhbT+WkX5Pclftq8xR5gs TqgQCIhKeeIiCpK0ZIbyRBlVog8aDi3jjoYA0PAj6QO7XQf6FHfRqd8hOsiF5Gl/SsJ13ZxlCa6W NJlQ907RAhfB4ZRMlBsBngJPu9xogGuhTld7BWFtf1PLHXQBwGc34htPiwo+bp3mXt9XvfpPHWF2 0wpbnsHG8igryZ+WuyD8IZI6qCRSXOcxyPcehHlQo4Smm/Pw6FyNfdAQDim/xK3+VFiRH/mkTBLE bzcZb5q+bGugO1z7goQJz/wKtrJaRBYhUzEyV5kLRa8DVhtpGWFpNd1yXZWCdYJyqJsBITfzEWPG S3nwAWXDMBlA/qjUytMp+b6bzsTiRSEP55MV+XC4ky/M5lc3dnOj2rsVXbgVf7vJVi56oauvlaUr HYTv4mLDDkR7TMXYCUBi2KV+W2/2VZb83cGfyJRPGFaZafoK1w3/EM5MGnvudJZBXgOkhwNpolQc Jl8MzkjZgldM4rojPybxeyXKb9g8z8+vJwZbL2EGn1wHRxi5b9DoBmDD/iguysxN5x6O0crrWkC/ xy0WeY0TJmyd2P/lw+IZp+AJNFwfGei+NH/e6FPmlJT3ug/z4yn08KJQRK84UdWkDfwzV5f5C+HW diQSN8NCrTLysClnSICRw3xcF75nGyaNq+rIJKxRtI+gkX3eX1HqeC9sH5iZBfIWJkxYNefzRQB8 SYR+jnfQu2A9U48x8NqWSDilJSv1HZzB6uzOTNoyJoJI3zyRnoEWmqqSKWtq/cHrfh8nXK9yyz+8 r+Ccltelm700YVPyRc4xfjAEegYMdIYmS2bDF9azpSHOrNrFAtxODTwwGW8xG1AsdRdek4PlakSq /uglODnrUmHQcjAS9RZJzYKABAO8C2d2hU0bfy9HiZ5cylopmps9BYvmFROAAPDna/QmZC0w97bT pGhjZdGRX7vMmvhdYJkUKW2vxJwVDuzU9bOXmNLG40UFz0MLgMVTnzO6lQmlz76dAzQgpkNKg4en 9CsE5/EBnGF+f5Qyz8zNUYLBz20kqfEeOziC/gWretYT7FQuvIa7rBQIoXWYogouzjP+kVhSgEUj JJN0/Ki/S+vube9hYO3FCBmk810UOvfdCWLsCBG85D9BwHaLogeDSPjYJZbxviZYSqEOPRAzJEPn h9wuTFmEPp14SepnsmOU44q3xeFUBYU5/X9Lsbf+4d1UTo2WPe5YfGaiDeeshB109fVxKwou5OWi Q0rfNiRCm3Lza+JYw9PD8Kn2wt1C15HVUF5x/E3OT0+AWZ+PWh6YEfhVTfVeADpgbJ+XC8UKdrR9 ppNDqcmH3S+aKCBuHKyGwxTsWlRFP2PDTCgRLrdgWM1hEoc/N29qjdsTtFafY59nM/OyLftXg1Md kaSZ6zDKxLoB/d4riGOggAnXFU3dd8r5N17h5qvKBynUERNW+4XjMikq3xvFAwqbunDE+FDXr9vL TBlXo4Ng+MhY1vASpoNUNhZskl88AzXOwwD5kW56dtnr3Znf5z67A8cLyBX+KMxVhIMbJF4Sne1J JR/SUMSZQ/dUlFQkoh/ObYS2/lQXxVeQzwEijKcLLHrZqMRp7CH1ZZ6quW2Usy0IFwnrNe/+ch+T +Gt7Gjfv/Y8i2jCKD2pqHzepCUHa0RTblFr3aC9JmIj11v4qQBvY5lscbZG/vx8cKeoiDvkrkIsY D4mPtVIItOZ2g9PFKCZCce6Z7qcRyXuHCdx515BvnEjF2hWFekGRC7CQO5NZ3vtKnRebrlKNHIpP 64APZcoNwui06g+Hw9oiuiadg+8LDlnVQzjzQwzev888Xq9ob4PSL3F0PqImmOPUXGUt4W1VCTwH a7epi3nRsMqqnUSwyXLfPIolQ0Ko/uMuaDyt2Ejo4JHggLGRCFpsYEaklrTipSX4U9Qk7i5X+9WD RXSTsJwmCQVKtnzW7HnHjcbUC9iiYXn3Hv2BXWgPsyj5lJW0xIoIqmjy56mgZKqxkIMe5bogqqnl mnfOgseN0ca0RUkteQFJV1bdHfqc/qbQ5D7YW+1U4N4vAwx4zmS4cverTs75nAXL7cMSKDgTwC22 QuXQxdjQBlZJZFvTaoqTlz3XPqwEnJ/0+KAm5jIwzN4uxiOFszVjb7ac7o4x9YiVKX68jDijlBGK 8eEIEG6YQ8Vr9ZHuXsxmttigYe0cgqfkFZYZvj36HLcKXwakfXMkAmSt2QZhuNQ5TnREhZAJp4TP EmNcOpO4USbvVpBwEblOvZu4UYqay9bmlDjesf76R6NmEwBFaUSbAcmPyA47vCs17/LD+5oCFd/o EEniNfb5w+Oj78x02pR/30W2dcoDKdwq2+Kqw8GlJjpPuhK1/jnPWMWW5ue7YZu8uIygKItz4L5R pSLvrxgyMdhTY0Q/HuDkfa97Ig/3ThOkp6w7S4zNCgw1AaTevHTVausB1Hp/pfJ0pXYKYMS8Oscq Ypk2dP9AJ1shHIMRWzQ18rwBngGx3vVo9Qhwak8gM1gCya+OD+pnB4LY4wYvbSQ0p2iJGYjI61T/ FDHbONNaq4hkd9p8WM5YlJUuDRZYiwenfqmNKJZUr9blI066hzI3ORV6XoKuhy18wsDugQ1BF+dd GVHIuKi76nlDLq/hltqk75cvKU3mRGAmYeh9f0yUwNJGbBvBHTfIh8hTluPMucr5wZ+8uPy2yAEO bDoq1zWbdHE0/PcgiXJHPkVNCGCuTbVvSoygm68YC9Nr3lpPowXe9SGe9PttMJn6UForcvs3unfR iG59+B1C9rrUV6ojn3W7zEYDHg+QxcWkwHkjHkabZfT08hjX2P1SLz9tjvORBZ0NSyQzBrELQ8yB OrBZaTZ/wZP6KG4kgh/XPy34uQ1yfZCqB6RHm5k2VjBz6OMAehXIkZtKWy+K5bHMLFtk6iwDad4r K4eyKunZ+n2YvpA+FT2spp7Ehr2FIkKIblVy5y5vuUYedaeVFLEnm+7+RXCv7knsLO/Y5MnyquH5 +u57pWj+yCVOecNR+EfAi93O34EHv843SeHuEImf5Q2EBdG4lyCGeJFU2aOOx2n1sYHdb3gciNGS Wcz3n282NRqCQefPaQH3qP18Pux/2HPFEecMxFeVpFy53xPTrnkObi8xHKy6r3xFd+FSJP/2s3Ga QxCwhVfMLwzMYY3w1SpaakNc1UoFlFQEYLGhQ2cQX9NF7H/A5UshPXd3HhFbbMMzdNlAOprFI21I pHmmxn7XJmmGj8ONxuaDGG1L1rMVt8c2Stc+0tWdoqEYhOkHg1JfDUB8QCsYTfPDO/ndBxfeNzVL tmmXEB9vRqSlgwNIXrAIn0RSQU3oU43kVwTx0ky5gtSFYWuL5nlRebKAgCysenLIszRCrySZpOqm WMYQPEgOwfp8bfAUJDsG2oLN+OZsBP/m0fGopo9N7eqcYDvajdC90YQhxp8/Vgavq2KDX83z8aM9 FygPcYJveWqe0+mbW5hdSdW1J6Vgnc7Z/s7a9G5QP0oQlXdyE+KwV/YDiJokfBlc1CvhV5SxJHRa QR8DUMobsvRMCGxL3FtW9tEEtt0GDxJmjEDaR7ZeuEpMjJqkKjtYKuk5TrkwdseYI3+H+xtDaaQ3 5qS7kfFuePOYX8YHKsT1ec+avdQZyU0hIa70Jd+JKBPTIVNGmz2/pXtfk/WfhGuyK9Ik/V/Kam9J dfacBdsfzbYv5BWX151sZ3dEPU1d6CSRB6ha8MHBEzxsPREWSuBCgkRti4TcxrF77ElqBUjYiF59 UKDx5weHlux84INazMPS7Tvl0RjrHZ0TlfS0sf8UMYj1IaGfMVmvsVdjW7mx6BLMd7BLEnYkRPw6 RRN1u3oXxoHgLKwXkwlymDuVjojyYtmGNFcsSa3FWNzLfB+/hik36RsTOXC3ELaCvS08MrwJvFwW Q9cvU+h05OYYdCEmEW1Q80YMuPrfkRE1qPVL5a7zqOrsvrWnSinoeMv+CLibJNjRtv/GIO5fNJ1x TN+vADjIfKoSauuXQx1hwe8mrd2kF43mCYeCwULPCgqR2UbzlUE/C0v1Xm/h6TBR7I7SvW0a4dwH tnGKVK+Y+DeslRfwQYM0Bg8eTG72yqOHbcqq0L1E/Rdmk3qorzjdgvGspApu4TCX4FdCsM5K/sMs RO5WhW+kaMb75Vkb5DKkhktGHA8FLpXQLAyex0eQHzo/s2GQJy1EUeUgVk2pXkIEzyoA9QjKTQVB AREvDwAAk+pQ7qFML0edTd3HvhjMo4wIgPC5MY5cwdBllRvq1pA2FA37po8mtQBx0T4oXxwoZjHV zn3GS+djZar8AFxQye2uhy1C5h6i+FxXnxGEX/cZdswCoMMs3bJTo9OkM5Ppe3n2DPc1nQx5r/yY +VFMKj9y65T9exNeluN/vTC1JfbxTMH8icExvvdDWndw/ZMkNQe3uKy+wFWogbFF36Pu77ShMAi+ xcysDe2jviv0pG6IaMLsgZoDeTRhdZfgWtuLHU8pfhX5uGCERW4qyxrgKhnwPoHiWNvuh9q5XUTs O0dmOnGPnui95OgUGcbl11DuCRLTv5MMcI1Xp1mky8koDbxdFr7zJOsYwKHORuzxHX1daiIjTAZ9 4wrMrWCyt87ZzRcTUG8HIsqqsmDhFFztlnF97lKYXtdxdzbBGzxjYVKOhtygWSexJxidsG/5Ss03 9ucrdkapxnLQHXySk40kv4fxUUkXpIYIyDjb+1YPGK5mFOiTXsK+dqyXitFr3sdIdvontwILzDsP 1V0Nrd0pEdmp6tfkbyPZlLV3FqsKP12kGK1OpFuzNNMZ5DYWOutEQdyCUxn1fMnsqgyx4hoVduK8 aIkmcBkZZPl1QaGTBwO3p2gWPwNTRw3n2HqJyMc8zSqGI9deu6Ualo1VvL95OR60Vib/TYOYakI2 b/k7wjdCzusAiSkZwelXCvFK9Vu9j3TgJnUDwdOq/R74I7LRnizL4La7bHxM+T0rzSADWdG/oYcR RmFF58TgFEqqPZAVPCQ8ws0J9WkoP0+EjRZ7dLOavaALf7gQ7GYMV1t0f/gmgXMAibf0M/n93un9 ahJ6WCXYoJZYg6zENmVRx4j3cD05wlJU0yHIJUiojZ0PmGjpbrzChpfHdP++A2qsCrc0Ck482Xyw cOFjLt+YG69uKoffeEtuoCtQxd3GtsEWSThHejbcLelGceueFVwFl0Xct1fJAx66An56R5h631KQ SS6lK/kn9X5gT9LfRDoOjUYF7fXuzC6KUgjyIdzHzZlNgwR0zzEr1hxxgT79oF5gllnNkp+zTNPP ZoX3lfynQWkm56FGHnfv+xY1bAlFKZf8LRDfKFkuVXYxjzYtX8kbtJUOiKbVkzojp2cvVSi43gZ2 Lx65nbuYCZ6Fr8wb0Mz8Irogl90U+lItH8ObNHERyE0Cwat9OoZcJsiEbTL9oqbaKNlIBcKOH4Dq sycJm53koBS7ajEn4Wg0CtFFoUfQ46jDDtq1QIv5Iw87xUMMOYaoggh2R2y5Vz3Xt3uZS8hg1Lx3 1oyBcsfiXF5qfh3vT/UavYmORaHDxrRcUuAG/g30K03Wmuh1e8XiuqIkYRTryGFcR7pydrlq0M7F N2i29ohokCq39m7ZXW+6PCL2eBk9w8VeKpUlX+IrDjG7+kSwkicBXRcOcyZj41pIGOyPGkzz9yJ/ L62Uy/KruNt++nv3jwQeVzQ9MGaH2a4Aa7ikA2iZNNRtrY10kq2mP4sAFwaSNbb2Jm0LqgrJH+FY 6LF1DBWmPIgSfp5X3k8wEKScwYwzFTF3CGFyx8zw49TvByt6iq8/C7EYqls5Z+aFIKjPmyfAOuwW ud3zvGuiJpiTyBme0KYi3w9kSOB/LzogSPDpq/x1Ynduh2gVsXJtKN3z10s4N36lSx5aP2f/rHuY f3wspWrsXCVhIbQlI9nyRirI/s+p6PCshHENEXbR1tNHRL6NnVkzIe5UlcI3l9NZJxZ3DGlEpBJk 48QmeueroHzaDxsg7UPGDVdG3jS7OwaWBSj2tLPGgt8l9Cu7iEMOwY/HOb3BJX1SLvevr6L62SL/ njEZkkfVfGbkAxYsjf35gx5cww7UHwGhuGrJcldjlDeMRUgj5vcUylRVmQKaY75ug13tlVAywp3a Jbc9YVFA4quO30qBGi/QH0/m37/C+wOWLME+FWNxqI8nFz3fgHCKz2GuDPhRFnnzmMy5mYc3CqLD N+uMvnTBTOdARj2p7iWBhldqF4pWYRZZoKswwMhaB783lFh9IQXvozSiWJBgAQfuvmusFC0tXNh9 +BPVoi7Yi9q+DQLDTIt1TrRH5HSHy48E0VfMjs4Qz8f93oLFFd69GrZKnCxLBMUhu9N4mel3utoh L+tuY/O6eg6rjKYBaGbOTh4/EOcYaxhjwERbQ/PujGkVE8wt66UYmzDR2piBJaStFadQ6Vm1idq/ WwFGSDjTJU3mJQhxjc2kK74swKax65AqxEjeLnQjgHae9u7OBSS7K1cPxVzt+dgGaOCoGdVenZYs OPQ948i4EOaISjuaSTaYDgp25s2BzvIdZs2AeaOAVtE2lYCZQ08AZ/zrrdQ0A9qmrIR5jVsoyVC1 K71drIk8EOH4VSYyGyeRDYIUrWAInrc/ofoszI1Zl6H/mFHM41YRpVwWVcwOoh2k3sh4bqIqKOlD G0aRhhL+Tea+KC4De4+FHKghfiOTNeXJcSs4oA1L1xu+C7+nzvOaaXJVYF7QNrykmEFxm/NCltdu CbvmgO7HzuA8xg0Sgqo/QnmtAqrp3j174JptNPxt2ZCG3M4D4Lnvc+7lJXpUM6A48LfRG0b80uJS 2phcCQcbEcqb1V4Ehx4SpGb1k3RtIYEaPVn+9bnj/0Br7TYybyj3yBdDQwrFoC4wnIDwdPUlYxhw oTBMX147yzHOM4hQLI4HGCGStvmnNtBIqD0z14Bsqbdb8ZPF2V48ycmzO2QHsIRfMCJsM1E0VGrW xWlJhOb38B1fztG6pkHiwney9RY6EKbfypwiu0j9xdsMFYw3+cuMi91s6M8iB9zJ67eTePXqF1at d5/K7f3dsq4AX7TC0av+p+QOuvF3EHRIsIbISchpyl4AuRA/5yJJf0eV6Av7/PVbf/tYiRcXeGys aRdATO9WbB4RTwDbJiyLbpjDZwjn8I1GjT8se54bUFLZqKDZCGep/6TX/AiYPz6Hjj84/m/YS1Dr MlZjCeaUuYO9Gmc4GuQQhzuRNNo7N2bJftX/QLaqEgmP+mDRayp2Fpi2Zyj5WobZrZwl83dPasj/ +0xI/ONwNbVOFOCj4581Wj2biNuZKGLal//Je8bmXV2KAldBFsY+zXeDwm1vFbu3GenDNoUDOtzu ASk2qKVTaGSs+O8QSC4RAjGgokd1lINHLRc0598MPmAf91KDyd+QRzhD1ZodYSakW55FC/4DM65g sVBWCZj+8oSqsV/XdmKn4KMhbyz9x25MGL2tt3hK4BogB961H7H3O1Oh1UPHgPou3P5JS4uxowlT CB4AZi+0D2N+hTNLTx8ho4oor4AeO/gDBDzNN1PUdTJheyCf5hP7MV5pzjUnoHEQSaVp6gwVn+BT z5UflLCvB9sv9gBjRZbGOQXTsuazHczD43XLFX8EbtKVH8m8Jxydf3rBlfJHo6uW/A+mDm/6u47a wPvdwzYMRjmGJji2RQTTGAZxyDwRSllavC8VPysdTnPge4R/EQQJS/RckuLc/VYOmU/4eTmMHQrb xe2i5g91lbyhnlGLrtW1e316/fcEZTksHEIjx5r9PRBrEPPV51pZnup6avpXgOWh5e+NN9oGQZND +OTfa0+iZ9PreFnbg04tfBrXJnbwfrx6Y2e/Q/fgo8jVnzTaQAg07N8zGQ4PTBuX66WI/QsJg6Y/ BAYGGIVB98O1HC0mIk+pRUDpGYz6654vV1u9Iq7fiKrV6KHhB1DxKV7Mu0W9N46NAebyPOtlslUd qNjtloNhsiy+Gfx52jI1QKDdBn5Yhyc9dld9NlEx2dQ29+354KujrsJMSgMoQyVVj1UYtW69oY28 CFN6wxJ+Rm0ENp819RHKlrJW39fid8b6eKd6JyRg4ZI8wfHxq+Ekntjor6vPAe28pGIHvVtk54iZ 6tNKF5fNOBqHfBH2Upe46i+wrEhlFl0VAcWpjdT6ivAtdGzCJkqYSTInsooZRxjl+Huep+ZbdGv4 sfvrmUsdEXxsWnV9RgJeysYXmyaKgfhg55fxsjSJh1rIg/anaSEb3x9cAaukhstknEjw6If7Q9pj s/TnsGDVGX5sHK6kx3veNjMwmuM61GG7QKKuxQMDgNnRTpcynwMCWihtmUoWu989c2nbTiT17NNU 1YMU9VLjB0lpqsp3QMyzjbli/L4+4nfT5UN3Ky/vvjcuL4unDNDbHSkI9kn0Q+LZPzy6/Fc63q7R 5SXhrhhzy8HDbE4Hc/slq5MFnxEmX2aJWUViMpIuyUGrmNJB0D6Vxk53Ld4BFFsKeA3yigTdBazy P8Gyxh6Tqd/DHsgqGfqGs9JWRkPJEQIEDXM3u64n698dgD9E73cchhy5E4NMTAtnP0FU7wmv3yEF rkJZu+C8OuWziS9WKqBNa9QrxXecX9za7/J/IsF83rlDiUIqp/XCvUP6IGLLNb98P15sDPrS2+VU LM42rmdRlx/aZzY70M3uxs9Pi93vYWdbYi0Ds0qzYFbS/A3UKQy/sI9ac6VD8U5d3+iJ5A57v9e7 4yNiR6OYft7gFTsNzNDI24lsWHO4jwRgIieFjKXz5s5A1YbArtbxelUbqrujhPiSEduWQTyMVzMa sUbO7lFbJs3xB1YVzU1/mF96UK7sZVFzw2h53G7GNuM3pxPngfsQVXEBRYjGcZl3zCW2/H6TqSfY f86G4KdnrtInJH46kLGavFMDfsOPLNOzQf8yOx/6lGwUcMrinFS7lzN/9aOHGYhe4J/WbE1tyguN +fLzZKF4jUW7jR2aoY8+EaorHiiXK/kWS4lX95gAX97ujSunMX87SFjPub0c7z9JLLmxiu8xHh9d 1AtT6C0C36xxka/jzOoUBSD+Tm+vF0pn0obKysWXg4lSv53x6mBpyD/XZdcCj6lineyMCZ6LL1gC UNo87gsw71sTXO2oIhHdOm+QbrQ5U8Fc7RqiMv4aN5CbHQawZO5R/HsWJqNWU/6TSBMZX3kaGqHL mZrtHy0pptgA0r9UzxIOSG+wnjAwZ/Nc1lw0O+irUYY945FQvsAFcAcVrKtLAkdKgjqG4YZ0iwMo Zq12TcdA8n1XkituMXkQUNlJCrU2iziEHAZHfHRHDOHLbxNwQBy5ztfMKTg/lBo9ByuIdoqhUoaU zKOuwn0iJtmDZQAxzc7OONx/fAfwvoH2zDv2NJCRvD+wcL5VQHr4lMkGciA4Osfa1BfGsKU46VFG 2cSLeIRdnRKUY7BjpSmmqXZk+jKi8oNfzMjzgqWXa1E6JYoetmoqcmEu1xl12/tLuLvn5qDcap2m 0RvudfxTXzrUhCUBw5pacBZ1FPnVsYwmS2rioZNox1I6Yh9X5g0ycTnt2+mFtSWJFH3KROfvyxs1 Kit3cGldqL4b+NU5rj6z09htWi7pUDZDlt49LeZ4Br10f1SNmqSM2go3FZ8pf9/0d3tLRd8fYj96 Ro/J1B8Gr0DyjPa+Nw0IFZbB/dJqiTvXaZQq23J/z6GZfxNT87GtDxS2Hc6mya+zNL3vxtoWq/J3 PMWNfQYelXeDlnXUnrvrnGFFM+YRRu9PO2MfEh8HoN/oeEOORxpN12jCT9J07OLLTIJF/i9fsPr8 4IsZ+fTTkuPbxrZlK52L0HJlYEB2ReVJhHCP9ylIpvvPShTjZOEmKRTnaIvdPftfqrNnfXLMUJzz 1/vFEiccVGP6K2PGC7Gk5HISrxM1SsWS4Rh90ItWzqrtr1Kg8kU6NOukGsolvqhyzPDog4TKLP5q 2g91dzrEKVBK6eD3Ehc6h1xoGf4RkDiEYd0qbVT5UvQRQu4CuFeJ7yVRAZzALEA0pPTkw5DCZYNW QQU/eeO6e4yhUAlUPSk7GoCXNz6v6G6HFuofRlqlY0wqglOx0mO9Ij1rl8mGXolci3K7N2yAIoSt IPkmRrrPa9IlN7D9XX34cLgTcTnb1nOjAKZdmlC6JhiDwdgmobK14WtiXDjtdoBbEjsO5KI/mstM +yRo/t4eCw7kup8uQuQa81w0EkeRHxgWTCV8IO0B4neM2Bvvj6oaJPLwKReGOvaaQbfjiV+ZqG2g s5is0ujA+Dzyg/eTuqBasBbhvj/jZTvXzfd0dJahn9laTvCqcuy6IFj9nJ8OrML0niHWfyNnkcWl 3Pxr3XFElZvc62wL2okQJqG9mN4KQ35sda8fble1HZ+ugRtgzk2LtVfacJ9PQwLduLH9zet/Q6hh 1RbGtG4RtkhCN1cjIEyiHZ0e8Orex1GjvWKL41T5ghIiQt1p9FRzX63wUZw09pyYg8upGoMydq/f 7GpPtKYFJ53TA7JKDDIX2VO1H8SClHeB4CZlsEx+YG1OuKFJpkp4brCWfFE4mzh6FgRy10XgTRz/ 1Y6MUHjaf9VZaCmpfO/wJxuNri9TXOB6O2YAsDShxIigMi363y040VwMMoYkf1OuknX7zOIqs6Zi njd/MfTVl9EpEUD6A/ndcDRzkZ5COYK7TnLGmI8FcwZhBN00Tnk2QW5qsMIP3Yr550ZgswWhFI7A PJnfkC/GzSJ0Sk8AYeA6Th8Y6lSquBwfvkyFAWlVs7+ymwkn1CpahgaFZ9k3uFA3C6Dam0UswUnS FJsa+EK7xgDQU7dByCgWd0VlNv6Kv+CLu+Oh8jhE0jG56eSUo8l3FmEzqY9sGamie2n9aOzDOzGu 500d8jvYQfE7U/ockIIgXwRjBup9XSih6nAbezAzSUoYygHaMOyLHyFB8CP94XiHZrW+mgWGtIoA BIbDa/6XGXeCJW29t2VIAO2JvHIdb+E/ck4kpKMLYSgJ0fJejqRUnWtphRWvbmcGtmu6OrseLerh 7kgkNZah4+snqx0k45G/rk1X7G+Gy1z0PNNbe9MXDXGG97tLpTOvmm3p3lgyhfNFN+guE5lJijaY lNEtws5TjrSR3tpwR/DxoXL4YSy3PzvgKgy3gVGRj8O4EsZunAJsvcUlGeT3HTSHhyNwf67h+4+L ZNbyth5qql4isXzrNs5+pjIqWybY/j+Rkf1sb1nty/0vj7fVp3MIGvcfw2ggQGD+yrOV15Fw80aL L+p4c1801xeL8op0O+D5LgSWzc7AX+t070tDN02RIFyEBuf7XkBu/a/UrDVx8WE4tGe5vblNjNsa GK/O8vGD4sCIbUsc939rQ3xUtV11hQDgXVSPTwvAZ1qa9mHStHuCFUD3tIIWdU1MLH6cathBBdbT uPTh9gFaMA/MGUVaMB5RQkU2fXXxUyxobT9xWT6UnKGiSPGh42s6Mz5qlm0uthx/lDFDMR9B/KAN wia/Wn6ZqAhqRkcpoFbqGQ07M1g+iM4PiYBc48d/C6qE/GzPF/FeQYLW3yWt2V3qMomvuReZlpJs lTw3RGkNwcBBKPknESw2cEEw/rvgJLRbTcXIDTiXQqYwDqYcCPzhjVPK07FPybYaCSXJKgcCEEnV sRTjpuAXWzzxBharfJMvkR2VEUWtOz6j3+qK8pL4ylHcgaWaZ/rntOXQXCxyzBPC1sUgyY8yIKXP THFSL8NFTjDcTJ0laghzFoTc64cYBJfBtDRqc+GcSz5F54MtQESv9CDxoPcAHc7yOgmujUdX4sVB MfW52whJ5QVG+O/WGNn2Ejf4tc9MEAERfONYpt8mkYInZKe9W8OAsg45+bDd0DCo0lYBOfxe4GE9 5V0sZZIy+qSpEHVC4/XYgbEMHeuw6Y44n/xkNXtMGzsU8eAlk54BQrPoxYRYhD2AKpktUMEiqHKH zOk8P31bj/YyeBm5NOPUyw996a2OFGiRKiIYLbDKRYMcaI7PNRYmeYyKGDMYvxN5C3sHMad3glja SS4FaKc4BugBcDl5VwGCkp7nMTuxYm4MQAeSyvPymw1vcxprpiqb5EUnj6dVopqpOXN2IchJal6Y FkmFz/xR1u9d+nl6xHMj+hKB9CLpW4hgR91ZmwpBauU11qEkg46NFF3FHewV5u7kK+eMLJZD/Z6q NUohhO25htKlI7GZ8KbX4iLC8kwzgeZwXxFihQo0uOgsQ/7Zu1nYA8Jyoixxu7Vty7wTU3o+kfGv kftscnGX1OAK7fhu8qHmPQEDqeOPTskDGQBBIeXf/lgbnwCE3eB0YYJNfnkykrGQVy4M2O9pqED5 0ZsEa16wHARdLXt9BbYHiHqx6jln6k98UVjzJyL/dG0wX47osFxiJJG6tT7oqe/v6kZTAP9lhkJl u9cPK2nbKmJ7FQ2u5yR8RwCWp8tC+hzzZsWWWq5UZwAY2ilDD8ZQz/yufPDbCfZU3ov44MO8i0f+ e3xLh6eTDgP0dWNHCOu3ZTLrq7Hsmp1zlMG0SD5HoK2VUGxMtAhaKj5sd2Duhng9qE41Zdtnlzkx dBmX5gUYwnslmz13tPCZfW3A2CrQ/syE271sEAgjaz0SuspSTI8xi0Nr1Byzrv2PNJwc9S9augrK uRwXf+mLTstEW9/+aV0tWC9eb7YkQCcN53AaOtpMOdnayg35BsvoLexP7lIS8tsLtHmJ6lc1u5Y7 OmyiN6zR0eQy+E8kFlqp4KZ8z7aCNeomVK695OFbjBaOsyu5mfh28UUhkt2gXQYc+/46jazU89eW 3rZiBpts/GhrFx6AgFmKVErGhA90PpdCV+ShISIDalW8xchlCF2Q8LMkc6T1akWY09xL7iuR1ye0 n8foPYdkahPbgLuCdZMQtEnMghlALjGtVMAGP+qW4WQCyCwIy25/ykSQkyPabAU3SpjUesBpyQ97 eDGQph10xUqX86Zr/hClCc4Dtn5O+BUOiPc9Ei8jBA7M0ewfsXauNU7zmtZXEXx1QY/B1EL6y9vH xb7gYWInFH9RnsK1nTHPsfuOLTROGRovh4Ruebv0etmwKajVsVlh1EfOUdf9deDlF4eJOMgqfYzt 1tegm0yXGaHcU6bWxYWDlohBGWF61qsejEVHRXcwmUppvL++3ONtUIfX29N8QIDd3FLG/sbf0As7 cdH3oiI+LQ0z09ABq8680rJ2NM5ivYXSYrOTGfhJ8FI1rxSMs9Tpc2jCAfaKuUYUWF/4bk1GFhQI nHvIGSHFs6Wd+9QqPqDouujkPt3apdM8UBRNGMeUGwFPv8n71Xo0bCKD68dnz6w2t+oQTVrq58rP pxcFvpJllA6G6GzIfPhgTlran7VKB4RqmSbyx8PH64Y1T+eJWcWKHjXQ7JRaJgRvatCFbfKrpJYf WpolTkJ19aa3YfzZEus81v9+V9o6Y1GWkfS/zBwv23Xf3W1qMgvdcrchDPbRnh/W5OykTwopRAsH pcH8vHuwdlSN4TVjSG9+sWu6ypNL8ZA8In0OLVKYb54dgTFcxTA5vJTF2lG5vRqY0/HlhTtjdosu z4GkFZkrHgD1wgK94Ef/4xo9X4omTaqHD/SfkoPGPpogrlnwwlJ0AUFxqbr3K1WtyXQLdg/IU6uq YqAt/15wIElJGinEbXcAPFSPRbFUpjF1t9WoVkdcaxBAiD2sOyZ1CXuL7iPtxNKR+Emql9HWJ6IF tkO28NNkxrFdAyNoY0oVqbp70UVkiwarDRYMO6c4CKZkrOLTMZq062uZsCbwSgfUmRtFjZ3mxJIG 7C7EiczJv882rcSg8NbGGANvV5PJiM7cesWAy1rQB2+n9rLmYyZte8WHxXyNME/r0F3FMUBFUy3p DtKcJ66LVLL2UsGaJGzSTGrHKVbNn/NSWU+qSZFU02DGvzITKn0Ugz1eOlcSTbdKW9dQVeJNZh9L BcK5bNTs2dCkp/wWVO734y7kVuDphUdzi8A0NM4j2mSsuHoyXuhVx6U/TMcahAFPRls7oa2SSfd6 Y8VVaGym81BzEJCMq4aDWRZu1uoSb8+NCykW76OIHvGiM/sgaKsDMpb8rWM7V/AVT6R+LsrZX7RJ 8lb6HLB1Jdnxsyv1QWEt2HtFo+SDhtyiD82YmE6qajubC1eXgMOnVWuKrrqLSEBak+Fgf+Ph783X oFfyrTJthrliMRc5xgiYlV9evByL9YZ+Fj0uGh0XRMdrq/RiKrBpSzthzdCo4IoXrZ1kQboUcpad 9jH8ahAxPwbrYs5UGwAvF5Ojq5prfDQiLGxanDBceZL6QV8chbTDF9NVtv8GcImbNQDd2Qlvuptd nlkZQBipjn4C/wo88KcgGVtWsX5voTOAk7E0iL4BvIOBhiyptDQrwZTM6wDoDbvIBCoe4gO/3hLP tyUKjzdltcCxWWNig42ZUBTF0iVV+tp6rP6A9nJn2jvmyKjDcU1/A+mwFqaI6uPfF5NpZBha7nXA ZXpx7PCoVXzNQmJmUwmsFh19AFxRqIyVlCfj97yDeYEB21VY8umrvk58fL+nM60LsuhNK/JxbkI3 qII8obZYthA7m4CNNhAtpMWduLf7OuQjRNG0wO6eqJjDV4g24bkhX7EqJMOcgcRwr7drjNHd/1ZM BzRxG9vQoBa8S1iRU0l4finCs6WKkqhiyJe+DdrI7c+3lHr3tGP9t/ZLFwRQ0BJgWguR/FQVEx3q 3oBMeGRMd9YpGljfG3+CQgnxFvy00r0TVDbCjNaqiu+WOuKkwC/k56wUs6L37R8gfaFv2iEUC483 laIa4xdlWV6r4AMn8iF8bzOyFRTlBqjroc7UfAT+EsefhoR8XSgeJmWbuUTNiFYK9v3vhJgUEOgm U3fN+BdYkqSlVqOcR298HnuYEnKUP9XRKUxMbqbvL/nMDNlrpXr8Rcdxqp7wGYh9lGDWouUWi38+ RDKZzu3qy+98UPbSElsmq3Vmusum0bhdiqNSi+nEImfNnow5oy4eVvQ1DfSqWuePVdGxGNIZ+GWH l0ZXMVkB3d75wfLay1PoW6OY4ZFJGy+v8RAXeQrkRiD+5zU1rxVwAIDfRiVvn00SR1zKPQ1YrzX4 CgphUNcUR4CcitSGtCV61/NA/jqhzzt+f96J0XAsQ5uxVowljbqtQyTAmt08yfy42Y2hiKnK+AJM K22N7jPCturKSElq5Govpe2Mp+YAMbWjzhDUeB7tP5ZQ1alR3soMjMXTKop4M7F4EizgDZD2+Tq9 lbK5jpEAmAzTdSUeFZAJUqejH3MejiHsCcg3UVg0e+aVdCVNHQLSRzrg/7Aj/dC74CFJqW6u4EQI wAnbRuut8aTZTnjprkRCChQlnDsxmGfMjM90UDdl6XEPC6VbhKlsM7tyKTmPOKYmLkDOXpEEiD+d 5IjY43cyxlX/0qLeR5Wd5I8uT2d/u1SJzhCFJcY7DH4b1vwC3/H+YJyA1R/HlkQ6P6WI2+GCzgyR 76acMg9T0W/XjvRYTsFD+y47+889lIWybCPqKj2TCg53RcgJizq2IsNwyCPb44Jxcx5MH3W1ERvD qqsy+BqY5iBqc9jkUGVW81t47v2pwAyU2dZ/Z8HPFQsGpaluGq+N5VrY0Rg3cqwxymwN9CtdAzmd DJ/WVWQEqtRRHdpExPf7HTUNedX5hLHSLb0ztK2CLUTLDpdWX9FXleGTnuAwwLGH8CuHFJMfHttT mthPbrq25sKOvnr/+xNOt788ueYR5F697jjeWRuiTMYrsqA9AVpBl+29LKbIpzd2+I61GUI/y6n4 eoR2kjvcZ0NU5PsWsTDVCBVQ0MquQb3seXrok6IlZZZEc+T8vF/9UyD7dCV1gKpB7jAjgPNSbH0h uxIUwcrY79YVbACksvWIdOz2o+LGtfnbnl6Ex0yZMSSZIqR3LZF09udpLP2OQAYRFTyH94nWzeZe qx+UTpSHjmkgaF3jr7KqgT9KDv3Bx8EgeOLl8L75cFEYRwu+QMSlX+HF4AhSqjq7oj6kiU/7/o4Y Puf05klAogsFgBs6Z+3tlSmvX/WCgBp+mc8hXk9cbH7S3Iy0sIoy+q3EvN+wDxB11Aqlr32ZbaoE 10FXfFVGYOr4KOqHj0svCPJSICjGEkFdWEU/y2hkNAUEXBvPEmkA570nkw/YxUA8VBZmBHrNC1jO Zwjy9va2is7BvsGDk3Z3SH0XqUl8FHU+cjGLRDBJ5xqA3lnuadhbgb0oov72K9N/7tCoWFqYgC4M gGXUSLzVQ2hvz4Wmj7Hz70h/vr2pMABe/M2rdrn3a0KGlkVph3qiNoqRh+MkVaXSxi07Qx0lwIBG fAevM/+OOSnOAesGfY3VLJAAi3CBSAaMY+hrtYTL1ijtokWoLgyjKJCF6EazC/ze3ewb2kLFFS0t 6FUcUFPhtqfgwPeZ4cjykknOjvLgOViecP+HUhAm+j3+ZRkmekvhWnVUogTMBn2l5vh01lhb3iRe rYArLKsBJ6pfoAdqFQ7m07fXFaPgwT6pkLNt0lMIiV0ooDQzSHDlUNalE1F+aO3kZmSnyO0EtxBq wOuCyvLfZaSsLpIWuP4tTmwPinOAeQrDL20zJBwSbFjs5enOgo36cXcDukcu6vjg7QUvz2+At3II dV2NTa7/ix5T1s4qLzA2hhn2+N6eRnvvkYHZlSOosLSTOHBDxPpf1nStftKdpU7Y9bRmdudd+FSZ IeRlUbxYIPjc+OBACaSwyy9XOFX6DbXmGTTxZFZ2OgFSGMxMV0meAS/Cxd+SuUUpnh0bq2LeYM4H +biYhUNFIpmwGTWP/AnF8uJYxem/bg77jnR7LM3Mv1LG38Dp6t/D8u3ogWYWQWsFDjSw3yyxHU3S aYHzqaIR+ynJ5tlDERrdsXu00ORmOcahqRlXHEMgRxpg+kMgdGU3eKML8gz9bHmuN0fv4lXfDuSt MacQs+ahiNROn1tTCMsgX7n2x4TyuNoHGZ8nF3qHajCxMFyyZPtDh6ae7bVMJSswAKHgnyNLMUYo uMxfVwfiLzfdI4lCgCoNniw+Keq7SpPZIfCcoCKqlKf2YfR9r999szRcfXr0u/FncxN6zqllmPoE clvumxjCmbdYSMHt24QIEiPEkzcQkk6SSz+HWCB5Q1cAr4f2lfpn+I8H9bxt/k36K6894o+0WtH+ jm23bim46unog6CKks7y0h7gi2Jkn+36iFaO5sNFPo0lxGgc0wmXtBShAZ+0UQ0yVjw1H4YpxoA5 p7XGhC9DrB4niiUP2IYvESyM/6ePXrShcCos0nZBaNY4l3nBURPg53RDjI/3ZnDgzzK5Y/EgxaHO qC4Ukp7R46VwUEitjpz8iiTsv0BReR3SD82N6+NIbwKXN6tSONxzSEQaa9gI18NGIwo5nhkqDdXT d1W8+haILwwfPLRBBbNCgHuOvwCds2fjM8BdW1mr6++prheJ2usjY2MGnknxOKs3MMh/GymaZry1 d/gGU5A0Q/XGFyIUBdJU6kjdWcvpTQN7F/XI3ns6vI/vzd9kQpgs17clOVU1mSWwkwFXzJdHYWZ/ RSi0Cx2uQVG+XZRfUFoY4RglxzSylrmspQ76SGOIMzRby6TtvT5l7GCmOG7UoliAYgrZmGLdcv1O z4Xjz5wnxEdZDaqPBjcJPZGxnCuffCAzwCyxt+oZ+4LgIU8FEZ3Kp3TGLbyQGKBxuli6tW9Ssl+b 2XYOSdIt7wgIH9C+D2Js8PBTNhbBdLkQhv4S4yOltnyGBlxriPSi+VBM28W9xzmyu/K/+tjICjnU /l8WlSv52IGr0+jg2D169vefPsij9fONVoNmX8nk7aDj1QO75389Lmrk3BZDUKOz26dxacDwm/Tn bdZBCfozWCdH9ZdxgtILjDO095w/Lgr9wa0sI6FBd7Li6n7rDL4FN3mV0htEy0eelvlh+hDJMYQq rum+/ijg/7TZMafejsyOVGlQBCzFrWJ4801tuDqqcnJjFfeSDekPf2oJZdP27UObUM7afULBxgqf x5Y+3xH5MWWS9R7NxEIAmgFj2+C6+lQXTxwWhnq88Jsg9m4DCBbz4rmV7PFgEl6h/rQ0zQLSZ74K zhdpZl5Q3156qdhFN0diJWcVFgOsERC+KeLucGLe8uY0ygGo2fXAOhB8YshKMtEUw4wbDEqYsZkM RpwQrOF53zTXiMxI1Re6Hqb+oHIxkabJyTm45ZHNJ4755efKxioN0YJQNNESjirX5jAvtSMXGEq9 279lS5eHEDmIJDN1GqT5UQIu8mr9oo/qXY14xp0FZ9bvCGxlGa3ryFwF4hf+anGNF145xIQUSgur 0w6J3eZduBcqwIGYmaCJ6YpZcKhM/29zRq0NQr6jdOrAMlcEGasaYqsultXUtT3zRbHR6xSHOluE vxjI4sXBceGjdINlua2EaIxLx1fu3CQwuuUPQU7HkoG3vJMMUHKGIh2X1hyBPsa08DrXCo4RbZoh pkX77xPFAbfbeiE9fa1N0oXQ0EctH5+hyWBSc9mf02mSfkvbtLWrwMZxmbJuP19LueFReoCP71/I QuN0px+6/lvfsscFsNq0/CgpycCG9rBN6elMBS/zCxKav5HSf/vpmBIJGRjqIR27fbWza/R3Mw8Z 4cn5+mf4ErerK4pBoOy3RV/laRQRsLJLy/b/TVSmoT0SYHeJzT964L4tR722bDP187Lybn4noEBK 6wOUyAG+6fPFzi/6xej2SRtfAiar/jxGn6NUtA/xPaeHxmp6/kbA9LmTeIVzJ8HWSY/8KQygv/Al /cAH58YSdTKkSXodIQOwViUTpfUjZgegYeUW61EWcP09YMMp/QIjL3C4GfgfSPnvqR65aA0ycY+y M3wsY9FMs9+WFjK1MFCJfm4xtgVSXNhHHQdAnE8s1gS+LyQkST04diUxFDC6xJYlJOiOSQQr4Irm B8aPM0tpusjTUmeaU6hGreCc0z9j4TE3hbFmuwK3aFWP8bdqlyPmhbFQXQISKlnr+yq7dU58MpBA HaPzVeCjZQ1lNRFGTlIRfdrv5bnLKQcA+gHCdQhg9h/UjS7xrvtdm+1yjSxlQxGm110Ci13Sn0b6 u4LOOb266im0wgQWumrIiKuyM3e9JdcjBy0lvEuKfl1hkEvof7p2fIOBBfOCTQlYQWl5FhQ+iTfv 7JpzLDI3JRsLgcwt9ACPtg23q0AH1LUrpedluVflp/5PvojjaEgvxQreauLAMplxZr9iTWadhhum c271KcQMt3w7/mjOsB+6h9nQxc1aOTvuUQca2fzBXRHvswDA3lWoO3lkTuvj7uF+cwLHy/7t6b6W EPbfiCNIMnwOk3uDCJjFIwGMbuRwJMghxjaeOtxgOmrlCu9nyPqvrV8VOTZuD4zyqOELmVafuwdy /CVi+pLkP+GyvdUEzrKlPOQjLUkC3uB/OrY56u9ACi3wxQUqmA0emU7awGXmyyltGwjXIzC6PS8t DGYDi0PRY1fnNQJE5HiNcCeAGqABihKh2PdaK048WMjj/sooPvmCD3cMfQcAZwWry5HNUF51aJm/ nLDpXzNp6uZ6f83p58RdMjU1pfnQC8LFOMnnbvv1AhO53LBzOM9nzLWUQiCkOwloy1YpRYmjHVPj ytDtxweqDnWbEIS+0iaWZPufbXStbcC7qqV30wNJWgjqYk6BQvwmE9xMat6dj7mmR4lCkZuhy9Yf HtTrb2m5a0gWwcl5qUp6vs6H8ImRwbx1SUt65j969y7OVTkYhqajvPaA9S7jJe8I2tYhHW8ADHUB jNb2Y0CsLpg3Ym5akdgf0AFDFC8i1yt4gNKgnsc1grpYhaiG7h7jc0CghA6e1A/tlONwLEqXDXpc OP+QTKwKCqaGceKLV1iupoTEcaVerznckG+tJUp6JINeylIMJLni3iY/HMFPyPVOJfsOHYZ9ioMB 6eSngdpvIvRkAyzI+9FNfRKV8MkFAWtgaNtp0h0iV31KEootBlw0fBRpAlrBP5eoCvxRsvY5rDut wH3g95JCWlD13aStdEXwfOAwUNucRcakkKRhb103F8dJ1Wp9JzsknR3doi9fdlKWID1V3S16v/32 3QyltEvIaxypRyp/iL0GrgMLXTA1h2tWxhJhiquh4r2XvB6vwHBdxY+S/SXTmGzEiK6LN9k3KZD6 z0pbea1ViH1uQVjemxVHDinNlVMqiAHHUrW4YYa6hADoXFGjo18FB3zisiVfJQ01J+8cHjhnzuY2 NdNslP2IDMzS/wVanEi5UgrBYmjtN0c5KHOrf2NHc8RvcM7ICpjuvbGT3BWyQ2f3nkcQjAutG7w3 4oLx8pEOzxFhqIdKspODWa2q104threG1bCdMYffl3vcPD0ru+2BlLwmJCY+mLmBg4h2OEvFAqH2 zrmUJdmp50hmLJdJyXXzcGxiqZBZBxzEu2F15swjNb43fc4E4P2402bgN0jEzZhnphen/oC63Y3w taqZayv6XaYWcl38eaZZT1qf+wAjk9AO8XBMULsRB/+ppaC45b4QJRPP0OBXhjsB9FqwYrIe/03k XsM+Ee9ldBNgpxc3W+ykVQiHaOuBvgUnugNk9ETSn+QqK938f+MInzZJrl0cn3WGoilicN5Qqob6 r19m/iSKIeI07Wv0dbu4RHWAR2jRZrTkcEGNlhqrZw3BTLQnSZVNnsR0J3A2I6z+Ytytt6G4xcT8 TY4K8kLIyHgitGxXPix8Mfomd3EIw8LLbNlP1Kk0yvI9RJV+0WZtMaADbTr9hdFmQbJx4Z0OV9RV eefxmC/fSlU7UFe0WRF+if2ypvbkxDSm1LirzYUDN9yjfklhH+2ACz4dFwzg31b19poxOIU4E3ir iHMSoYXoO/tJl9HGjhvCSvq7oxMwjHKhMyXy/q9nhlRUE5QnkwauC/u6vn9XtNp/OwlsMYm/XEFZ DJ3CgeMmIK2fYPfu/v/m0cAMONrC3ykS+K4ZuaLitze5AgWklnuf6xWujNBrBrkgrWv63ahpqIcc gRu7q7q0C6xcJSaV3TzqfPxPJ/OxW5bSvzreusncy/rR5VwZenUVHgtWTkm8rrwx1jqi8lcvwibk TAci4E9xwUfpf0++q5zPbVRyiuo375nqoatUxgNk597YOzfPRp9d2PE1cWirGONUd7ckpbGcPTLk BpzsDy6BeFTzGchsGESHlIHuxnNswhWuyljkYpLK9TDiLz/HktEDURio0vfNqbchS9KIHuo+Kve9 T9AwVaFog0efXRU1B5kfYWVs9/LijyaxvhnSx95NgMh7Uei1DsJoOzYD2bFS42QnEofHQO4lHlD5 xzUJvX68y6DMzLsXqyU8MQnSRIaPlJgEJfzBrixuMb/SxytGvuZ+9xzffne5l71SidJ08mqQBoml Ytd3epi+EOvDPkFFmw4Ccusun74PgESbg6iFczS+DxtUihzRfSQodhK68XGOFiY/GwDrOINQy2DJ iyuYNFCaoXmSjp8HI5He0YF6S2mTMFNE3W+tkm9Vuh1+GSavKUSiy6fTZW/omzNHdhpZtceJgOUa IxLKNi6tZcmwXMyrYNicMoqHX0FGYSiJYTEDsjDribW4EDCGWPvC3xY7HlyfcyhHxwzMXL0JTHC+ ev7Zb3ifTQU6aR2qt3aQPNFG43tzNf6ezAFK/9id34IGlSbeA9NSkL4TSaLXIKPNsh2tUdKS+Yjz gbNI350j4EfolFXLoym619tODJHL9vbVXGUdUl92Q8WuUrEJNbRyGuWVN6TpA5qiq2zraVUgrgFt wYgV9DLfNn7jCxCIgb+4p2cbXZJXDfoNVxHnNdOn/w7TVE3XlA4E06SMPgiH8LXEXnNdMkgjZBvV bf1g0sFyoOFVTFtgCAz010LNH4YU1OaZ2iNoPAj/m5bRuhOtC36tq2xDBOZMv5jicAskl4SSuOVI cciJ/T60zoKASA/KMDavrfYmq9ow5YVX7Dj0b2PdsFN1PbSfnVOvv0YoWWlvd7hHMR+2edzFisio 1CikmQnV/7c8Ebd7MY9XjzpkcGfHyCZnyHg+SPcOIYR/IoviaNQ2NNRrVCC/syfYeUnaXgPZLPFv psFfoMLhytTkucR48PWxDC3Tc6CdSQCkI5C/meIZIhemgWdwr05AOEV9B4QYZhGgf9cz1KHOTrdO mEPcea94/qYIZpdlIZGWBmpCyyzrG4CpSGer74QpEGqE/oUJJi7ulAkqEnkVp62F70wC5MrFoFkM m87KfdBcWVjtjhL9ex+3imr+qDpC1+oNNyuyhiXfXSP+Umc/9/kpEpfGvvwvVvcbYRCvjTGekRBg TijC+NiCiXcUNxqFCHvNQawenYQFUJK8R837q7ZIWObYaH9SgldQFGnTLGn+dPu5jJ0bCFNO0xjt iytw7c0TrbLDDfRnLoYSsMSEktczMDGnY1FZDBe6A4hTYtVfw2ixtZ7rOcfIL6J8Sdqj3AY9uxdL f7nK10lmsLi/t9zq+p/E7J+KQ7539tAyfTt+NFUM/kRNFyahq0TIH/dTSidnKWgCRuZr7xsAr3Cr 8UrYAZtuK3DKX+vs0nxT2VSoar/3znIBLOdu6nuStlUKtRJ/RP14WLfD13zs8eDEojC0NfKAQMMG lGSqBrIqzK8//hhfbUDVKIOQeWk8QAxTzfmlycLYPpITXQ8+CLm74TljQhtycd3YE/z5IQQQHcy+ bfDnSVHXfoxKnEo3GfoIay6jKQs2xHjqLsYYLMa8UzcU7cyQ+GmeY88PaAqIWPMnN3MoL6dg7BWo su4ykz/fM8+6lDzDIGYhjZ+B+Wxi8zs1zOLq2N65eKB7OHHefg18F1OJ9ZmrCRRhNNi7kp2PlBBt PuNgVNoYDJMiXne3RJOVDRE7AsfZIuAJdQR4yqF6NO4bu06ZzAIqwZOwkzrdG/9tCOlBqW+OXm+9 3lPaR7KROXN69oWXWzqaIWmjT9lh8eE2bV2qMYg5ddqF0oS0KBMNgdTCG3cMwOyX/PR40OmvtsJJ WfvJO8iW/tg6ULD1BUItBwZ3Z2EQlOTnKJs5AmhcFWv10yL/tviNZ/l93E0b4hZSlPM5bfpaW+0+ Z12USEyS1JfyzeqcXSBhsvB1fJ95TRQzARxfGe8PVfU8uH88EUtqCVf7IHJzDP0D0/VCR+fCsGTx 9/dHwtkAjCi3U9oS7yXbgREG+VAWJaZy/CWnRg0/WgH2lYEPcJ+bF2s6otqa3BO+nmti7W7PDfHW AUGkmnLfPVXcuJcRsqhUqHCjxSAI1NaJrVWBX+ULdTiiSb54PKEeaQA0iLfMjs/61igVlkHY5OzN dNzsXJeu0vS24Hus+XL/m7Xq7ymv1Du+j4bbvXdMqHICoN1tSItk3rNHVl70UFqv2BZIfpzRM/8x UnuizVP6u3Zt06G+aqY3iFppfH3njzEkEwYGyIG4rY32B0KmXQ34aPWayVEXMFM4JyGxaLNCliNz Mc9VYsWHp4qCm2g8SBV+LFF47u7usWZTiAXYz0wrS8QbV5Yv+tWoRmSYFw69NBi7eXhvjlbmFPId 8oMuMuNGUaMimoztvbFv7Q9ACOca2yoxnLPSXixJAx9PVcM0g4PIkDO9JyMJmQ4JlnmgDcOwipBX +K0boGh3s4c427cAjW6rj76ut3pMNRUk5lE7qWU9f3zQ4qArr739IDx5EPcnJWvzxg0mEvMmZMRv cXAflsPu4KJmFbtlNIM0rDOSvwpqfk+knh60Vq77Q7486BDlgOhilKJU5r1v5G1LW7M/f0zmf3h5 tfnmMg6rBFx/9SPmjZuGGSh4C5KTz9eotp2kYc3FNx9az3f3nHlWi2rqDW9gr7GetYnBKe5mbHo1 +0zzjvHaVQPhHqV1ZXZil2JujkILw81l0fL9myZQAFQLINlfW8jRGH+YBlbQpTo+1JZfilVAEiQ2 7ysd339gwnLP9cx9VGsmFfSTQu659mcdlWBnRSsLlQ1nXCz/aPf7Pe1Y+xyfXn61LbWZ/Dc/7lCk udaTycg/hF9rs8DJMgww61GBnjvm5hLRFX4jdW3WP4B8MRiDLducrjb+yMj21z2H/OxkkPobTeHM 0muf8drJ7NK/nmq1bHHuKR6Q/mmM21rNUHHT49UHaP8EeyLiRJUBQarDpg4Ulz/4K3+sy4dpzG1L RcQAAAAA7DanFu84su4AAamaAoDbDSgYsTGxxGf7AgAAAAAEWVo= --===============2871883783618193533== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="kernel_selftests.ksh" S0VSTkVMIFNFTEZURVNUUzogbGludXhfaGVhZGVyc19kaXIgaXMgL3Vzci9zcmMvbGludXgtaGVh ZGVycy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1 Njk5MQoyMDE5LTAyLTE3IDIwOjE5OjA4IGxuIC1zZiAvdXNyL2Jpbi9jbGFuZy03IC91c3IvYmlu L2NsYW5nCjIwMTktMDItMTcgMjA6MTk6MDggbG4gLXNmIC91c3IvYmluL2xsYy03IC91c3IvYmlu L2xsYwoKMjAxOS0wMi0xNyAyMDoxOTowOCBtYWtlIHJ1bl90ZXN0cyAtQyB0aW1lcnMKbWFrZTog RW50ZXJpbmcgZGlyZWN0b3J5ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03 LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy90aW1lcnMnCmdjYyAtTzMgLVdsLC1uby1hcy1uZWVkZWQgLVdhbGwgIC1scnQg LWxwdGhyZWFkIC1sbSAgcG9zaXhfdGltZXJzLmMgIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3Rz LXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkx L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3RpbWVycy9wb3NpeF90aW1lcnMKZ2NjIC1PMyAtV2ws LW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBuYW5vc2xlZXAuYyAgLW8g L3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAw ZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdGltZXJzL25h bm9zbGVlcApnY2MgLU8zIC1XbCwtbm8tYXMtbmVlZGVkIC1XYWxsICAtbHJ0IC1scHRocmVhZCAt bG0gIG5zbGVlcC1sYXQuYyAgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwt Ny4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGlu Zy9zZWxmdGVzdHMvdGltZXJzL25zbGVlcC1sYXQKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAt V2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBzZXQtdGltZXItbGF0LmMgIC1vIC91c3Ivc3JjL3Bl cmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEy MmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3RpbWVycy9zZXQtdGltZXItbGF0 CmdjYyAtTzMgLVdsLC1uby1hcy1uZWVkZWQgLVdhbGwgIC1scnQgLWxwdGhyZWFkIC1sbSAgbXF1 ZXVlLWxhdC5jICAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBi MTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0 ZXN0cy90aW1lcnMvbXF1ZXVlLWxhdApnY2MgLU8zIC1XbCwtbm8tYXMtbmVlZGVkIC1XYWxsICAt bHJ0IC1scHRocmVhZCAtbG0gIGluY29uc2lzdGVuY3ktY2hlY2suYyAgLW8gL3Vzci9zcmMvcGVy Zl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIy ZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdGltZXJzL2luY29uc2lzdGVuY3kt Y2hlY2sKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxt ICByYXdfc2tldy5jICAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjIt NjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3Nl bGZ0ZXN0cy90aW1lcnMvcmF3X3NrZXcKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAg LWxydCAtbHB0aHJlYWQgLWxtICB0aHJlYWR0ZXN0LmMgIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRl c3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2 OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3RpbWVycy90aHJlYWR0ZXN0CmdjYyAtTzMgLVds LC1uby1hcy1uZWVkZWQgLVdhbGwgIC1scnQgLWxwdGhyZWFkIC1sbSAgcnRjcGllLmMgIC1vIC91 c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZh NTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3RpbWVycy9ydGNw aWUKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBh bGFybXRpbWVyLXN1c3BlbmQuYyAgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo ZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVz dGluZy9zZWxmdGVzdHMvdGltZXJzL2FsYXJtdGltZXItc3VzcGVuZApnY2MgLU8zIC1XbCwtbm8t YXMtbmVlZGVkIC1XYWxsICAtbHJ0IC1scHRocmVhZCAtbG0gIHZhbGlkLWFkanRpbWV4LmMgIC1v IC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMw MGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3RpbWVycy92 YWxpZC1hZGp0aW1leApnY2MgLU8zIC1XbCwtbm8tYXMtbmVlZGVkIC1XYWxsICAtbHJ0IC1scHRo cmVhZCAtbG0gIGFkanRpY2suYyAgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo ZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVz dGluZy9zZWxmdGVzdHMvdGltZXJzL2FkanRpY2sKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAt V2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBjaGFuZ2Vfc2tldy5jICAtbyAvdXNyL3NyYy9wZXJm X3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJl MzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy90aW1lcnMvY2hhbmdlX3NrZXcKZ2Nj IC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBza2V3X2Nv bnNpc3RlbmN5LmMgIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02 MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2Vs ZnRlc3RzL3RpbWVycy9za2V3X2NvbnNpc3RlbmN5CmdjYyAtTzMgLVdsLC1uby1hcy1uZWVkZWQg LVdhbGwgIC1scnQgLWxwdGhyZWFkIC1sbSAgY2xvY2tzb3VyY2Utc3dpdGNoLmMgIC1vIC91c3Iv c3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBm ZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3RpbWVycy9jbG9ja3Nv dXJjZS1zd2l0Y2gKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJl YWQgLWxtICBmcmVxLXN0ZXAuYyAgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo ZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVz dGluZy9zZWxmdGVzdHMvdGltZXJzL2ZyZXEtc3RlcApnY2MgLU8zIC1XbCwtbm8tYXMtbmVlZGVk IC1XYWxsICAtbHJ0IC1scHRocmVhZCAtbG0gIGxlYXAtYS1kYXkuYyAgLW8gL3Vzci9zcmMvcGVy Zl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIy ZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdGltZXJzL2xlYXAtYS1kYXkKZ2Nj IC1PMyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBsZWFwY3Jh c2guYyAgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNh ZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv dGltZXJzL2xlYXBjcmFzaApnY2MgLU8zIC1XbCwtbm8tYXMtbmVlZGVkIC1XYWxsICAtbHJ0IC1s cHRocmVhZCAtbG0gIHNldC10YWkuYyAgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0 LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMv dGVzdGluZy9zZWxmdGVzdHMvdGltZXJzL3NldC10YWkKZ2NjIC1PMyAtV2wsLW5vLWFzLW5lZWRl ZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBzZXQtMjAzOC5jICAtbyAvdXNyL3NyYy9wZXJm X3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJl MzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy90aW1lcnMvc2V0LTIwMzgKZ2NjIC1P MyAtV2wsLW5vLWFzLW5lZWRlZCAtV2FsbCAgLWxydCAtbHB0aHJlYWQgLWxtICBzZXQtdHouYyAg LW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNi MzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdGltZXJz L3NldC10egpUQVAgdmVyc2lvbiAxMwpzZWxmdGVzdHM6IHRpbWVyczogcG9zaXhfdGltZXJzCj09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KVGVzdGluZyBwb3NpeCB0aW1l cnMuIEZhbHNlIG5lZ2F0aXZlIG1heSBoYXBwZW4gb24gQ1BVIGV4ZWN1dGlvbiAKYmFzZWQgdGlt ZXJzIGlmIG90aGVyIHRocmVhZHMgcnVuIG9uIHRoZSBDUFUuLi4KQ2hlY2sgaXRpbWVyIHZpcnR1 YWwuLi4gW09LXQpDaGVjayBpdGltZXIgcHJvZi4uLiBbT0tdCkNoZWNrIGl0aW1lciByZWFsLi4u IFtPS10KQ2hlY2sgdGltZXJfY3JlYXRlKCkgcGVyIHRocmVhZC4uLiBbT0tdCkNoZWNrIHRpbWVy X2NyZWF0ZSgpIHBlciBwcm9jZXNzLi4uIFtPS10KUGFzcyAwIEZhaWwgMCBYZmFpbCAwIFhwYXNz IDAgU2tpcCAwIEVycm9yIDAKMS4uMApvayAxLi4xIHNlbGZ0ZXN0czogdGltZXJzOiBwb3NpeF90 aW1lcnMgW1BBU1NdCnNlbGZ0ZXN0czogdGltZXJzOiBuYW5vc2xlZXAKPT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PQpOYW5vc2xlZXAgQ0xPQ0tfUkVBTFRJTUUgICAgICAg ICAgICAgICAgICBbT0tdCk5hbm9zbGVlcCBDTE9DS19NT05PVE9OSUMgICAgICAgICAgICAgICAg IFtPS10KTmFub3NsZWVwIENMT0NLX01PTk9UT05JQ19SQVcgICAgICAgICAgICAgW1VOU1VQUE9S VEVEXQpOYW5vc2xlZXAgQ0xPQ0tfUkVBTFRJTUVfQ09BUlNFICAgICAgICAgICBbVU5TVVBQT1JU RURdCk5hbm9zbGVlcCBDTE9DS19NT05PVE9OSUNfQ09BUlNFICAgICAgICAgIFtVTlNVUFBPUlRF RF0KTmFub3NsZWVwIENMT0NLX0JPT1RUSU1FICAgICAgICAgICAgICAgICAgW09LXQpOYW5vc2xl ZXAgQ0xPQ0tfUkVBTFRJTUVfQUxBUk0gICAgICAgICAgICBbT0tdCk5hbm9zbGVlcCBDTE9DS19C T09UVElNRV9BTEFSTSAgICAgICAgICAgIFtPS10KTmFub3NsZWVwIENMT0NLX1RBSSAgICAgICAg ICAgICAgICAgICAgICAgW09LXQpQYXNzIDAgRmFpbCAwIFhmYWlsIDAgWHBhc3MgMCBTa2lwIDAg RXJyb3IgMAoxLi4wCm9rIDEuLjIgc2VsZnRlc3RzOiB0aW1lcnM6IG5hbm9zbGVlcCBbUEFTU10K c2VsZnRlc3RzOiB0aW1lcnM6IG5zbGVlcC1sYXQKPT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PQpuc2xlZXAgbGF0ZW5jeSBDTE9DS19SRUFMVElNRSAgICAgICAgICAgICBb T0tdCm5zbGVlcCBsYXRlbmN5IENMT0NLX01PTk9UT05JQyAgICAgICAgICAgIFtPS10KbnNsZWVw IGxhdGVuY3kgQ0xPQ0tfTU9OT1RPTklDX1JBVyAgICAgICAgW1VOU1VQUE9SVEVEXQpuc2xlZXAg bGF0ZW5jeSBDTE9DS19SRUFMVElNRV9DT0FSU0UgICAgICBbVU5TVVBQT1JURURdCm5zbGVlcCBs YXRlbmN5IENMT0NLX01PTk9UT05JQ19DT0FSU0UgICAgIFtVTlNVUFBPUlRFRF0KbnNsZWVwIGxh dGVuY3kgQ0xPQ0tfQk9PVFRJTUUgICAgICAgICAgICAgW09LXQpuc2xlZXAgbGF0ZW5jeSBDTE9D S19SRUFMVElNRV9BTEFSTSAgICAgICBbT0tdCm5zbGVlcCBsYXRlbmN5IENMT0NLX0JPT1RUSU1F X0FMQVJNICAgICAgIFtPS10KbnNsZWVwIGxhdGVuY3kgQ0xPQ0tfVEFJICAgICAgICAgICAgICAg ICAgW09LXQpQYXNzIDAgRmFpbCAwIFhmYWlsIDAgWHBhc3MgMCBTa2lwIDAgRXJyb3IgMAoxLi4w Cm9rIDEuLjMgc2VsZnRlc3RzOiB0aW1lcnM6IG5zbGVlcC1sYXQgW1BBU1NdCnNlbGZ0ZXN0czog dGltZXJzOiBzZXQtdGltZXItbGF0Cj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT0KU2V0dGluZyB0aW1lcnMgZm9yIGV2ZXJ5IDEgc2Vjb25kcwpDTE9DS19SRUFMVElNRSAg ICAgICAgIEFCU1RJTUUgUEVSSU9ESUMgdGltZXIgZmlyZWQgZWFybHk6ICAgICAgIDAgOiBbT0td CkNMT0NLX1JFQUxUSU1FICAgICAgICAgQUJTVElNRSBQRVJJT0RJQyBtYXggbGF0ZW5jeTogICAg IDEwODA1NSBucyA6IFtPS10KQ0xPQ0tfUkVBTFRJTUUgICAgICAgICBSRUxUSU1FIFBFUklPRElD IHRpbWVyIGZpcmVkIGVhcmx5OiAgICAgICAwIDogW09LXQpDTE9DS19SRUFMVElNRSAgICAgICAg IFJFTFRJTUUgUEVSSU9ESUMgbWF4IGxhdGVuY3k6ICAgICAgNzkwOTkgbnMgOiBbT0tdCkNMT0NL X1JFQUxUSU1FICAgICAgICAgQUJTVElNRSBPTkUtU0hPVCB0aW1lciBmaXJlZCBlYXJseTogICAg ICAgMCA6IFtPS10KQ0xPQ0tfUkVBTFRJTUUgICAgICAgICBBQlNUSU1FIE9ORS1TSE9UIG1heCBs YXRlbmN5OiAgICAgIDc4NjQ2IG5zIDogW09LXQpDTE9DS19SRUFMVElNRSAgICAgICAgIEFCU1RJ TUUgT05FLVNIT1QgY291bnQ6ICAgICAgICAgICAgICAgICAgIDEgOiBbT0tdCkNMT0NLX1JFQUxU SU1FICAgICAgICAgUkVMVElNRSBPTkUtU0hPVCB0aW1lciBmaXJlZCBlYXJseTogICAgICAgMCA6 IFtPS10KQ0xPQ0tfUkVBTFRJTUUgICAgICAgICBSRUxUSU1FIE9ORS1TSE9UIG1heCBsYXRlbmN5 OiAgICAgIDY0NzkxIG5zIDogW09LXQpDTE9DS19SRUFMVElNRSAgICAgICAgIFJFTFRJTUUgT05F LVNIT1QgY291bnQ6ICAgICAgICAgICAgICAgICAgIDEgOiBbT0tdCkNMT0NLX01PTk9UT05JQyAg ICAgICAgQUJTVElNRSBQRVJJT0RJQyB0aW1lciBmaXJlZCBlYXJseTogICAgICAgMCA6IFtPS10K Q0xPQ0tfTU9OT1RPTklDICAgICAgICBBQlNUSU1FIFBFUklPRElDIG1heCBsYXRlbmN5OiAgICAg IDc0OTc3IG5zIDogW09LXQpDTE9DS19NT05PVE9OSUMgICAgICAgIFJFTFRJTUUgUEVSSU9ESUMg dGltZXIgZmlyZWQgZWFybHk6ICAgICAgIDAgOiBbT0tdCkNMT0NLX01PTk9UT05JQyAgICAgICAg UkVMVElNRSBQRVJJT0RJQyBtYXggbGF0ZW5jeTogICAgICA3MTQyOSBucyA6IFtPS10KQ0xPQ0tf TU9OT1RPTklDICAgICAgICBBQlNUSU1FIE9ORS1TSE9UIHRpbWVyIGZpcmVkIGVhcmx5OiAgICAg ICAwIDogW09LXQpDTE9DS19NT05PVE9OSUMgICAgICAgIEFCU1RJTUUgT05FLVNIT1QgbWF4IGxh dGVuY3k6ICAgICAgNjUyMDggbnMgOiBbT0tdCkNMT0NLX01PTk9UT05JQyAgICAgICAgQUJTVElN RSBPTkUtU0hPVCBjb3VudDogICAgICAgICAgICAgICAgICAgMSA6IFtPS10KQ0xPQ0tfTU9OT1RP TklDICAgICAgICBSRUxUSU1FIE9ORS1TSE9UIHRpbWVyIGZpcmVkIGVhcmx5OiAgICAgICAwIDog W09LXQpDTE9DS19NT05PVE9OSUMgICAgICAgIFJFTFRJTUUgT05FLVNIT1QgbWF4IGxhdGVuY3k6 ICAgICAgNjc0NjcgbnMgOiBbT0tdCkNMT0NLX01PTk9UT05JQyAgICAgICAgUkVMVElNRSBPTkUt U0hPVCBjb3VudDogICAgICAgICAgICAgICAgICAgMSA6IFtPS10KQ0xPQ0tfQk9PVFRJTUUgICAg ICAgICBBQlNUSU1FIFBFUklPRElDIHRpbWVyIGZpcmVkIGVhcmx5OiAgICAgICAwIDogW09LXQpD TE9DS19CT09UVElNRSAgICAgICAgIEFCU1RJTUUgUEVSSU9ESUMgbWF4IGxhdGVuY3k6ICAgICAg ODA1OTAgbnMgOiBbT0tdCkNMT0NLX0JPT1RUSU1FICAgICAgICAgUkVMVElNRSBQRVJJT0RJQyB0 aW1lciBmaXJlZCBlYXJseTogICAgICAgMCA6IFtPS10KQ0xPQ0tfQk9PVFRJTUUgICAgICAgICBS RUxUSU1FIFBFUklPRElDIG1heCBsYXRlbmN5OiAgICAgIDc3NzYxIG5zIDogW09LXQpDTE9DS19C T09UVElNRSAgICAgICAgIEFCU1RJTUUgT05FLVNIT1QgdGltZXIgZmlyZWQgZWFybHk6ICAgICAg IDAgOiBbT0tdCkNMT0NLX0JPT1RUSU1FICAgICAgICAgQUJTVElNRSBPTkUtU0hPVCBtYXggbGF0 ZW5jeTogICAgICA5NDc5MCBucyA6IFtPS10KQ0xPQ0tfQk9PVFRJTUUgICAgICAgICBBQlNUSU1F IE9ORS1TSE9UIGNvdW50OiAgICAgICAgICAgICAgICAgICAxIDogW09LXQpDTE9DS19CT09UVElN RSAgICAgICAgIFJFTFRJTUUgT05FLVNIT1QgdGltZXIgZmlyZWQgZWFybHk6ICAgICAgIDAgOiBb T0tdCkNMT0NLX0JPT1RUSU1FICAgICAgICAgUkVMVElNRSBPTkUtU0hPVCBtYXggbGF0ZW5jeTog ICAgICA2OTYzOCBucyA6IFtPS10KQ0xPQ0tfQk9PVFRJTUUgICAgICAgICBSRUxUSU1FIE9ORS1T SE9UIGNvdW50OiAgICAgICAgICAgICAgICAgICAxIDogW09LXQpDTE9DS19SRUFMVElNRV9BTEFS TSAgIEFCU1RJTUUgUEVSSU9ESUMgdGltZXIgZmlyZWQgZWFybHk6ICAgICAgIDAgOiBbT0tdCkNM T0NLX1JFQUxUSU1FX0FMQVJNICAgQUJTVElNRSBQRVJJT0RJQyBtYXggbGF0ZW5jeTogICAgICA3 MjEyMSBucyA6IFtPS10KQ0xPQ0tfUkVBTFRJTUVfQUxBUk0gICBSRUxUSU1FIFBFUklPRElDIHRp bWVyIGZpcmVkIGVhcmx5OiAgICAgICAwIDogW09LXQpDTE9DS19SRUFMVElNRV9BTEFSTSAgIFJF TFRJTUUgUEVSSU9ESUMgbWF4IGxhdGVuY3k6ICAgICAgNjkwNjIgbnMgOiBbT0tdCkNMT0NLX1JF QUxUSU1FX0FMQVJNICAgQUJTVElNRSBPTkUtU0hPVCB0aW1lciBmaXJlZCBlYXJseTogICAgICAg MCA6IFtPS10KQ0xPQ0tfUkVBTFRJTUVfQUxBUk0gICBBQlNUSU1FIE9ORS1TSE9UIG1heCBsYXRl bmN5OiAgICAgIDY4MzE5IG5zIDogW09LXQpDTE9DS19SRUFMVElNRV9BTEFSTSAgIEFCU1RJTUUg T05FLVNIT1QgY291bnQ6ICAgICAgICAgICAgICAgICAgIDEgOiBbT0tdCkNMT0NLX1JFQUxUSU1F X0FMQVJNICAgUkVMVElNRSBPTkUtU0hPVCB0aW1lciBmaXJlZCBlYXJseTogICAgICAgMCA6IFtP S10KQ0xPQ0tfUkVBTFRJTUVfQUxBUk0gICBSRUxUSU1FIE9ORS1TSE9UIG1heCBsYXRlbmN5OiAg ICAgIDM1MDI3IG5zIDogW09LXQpDTE9DS19SRUFMVElNRV9BTEFSTSAgIFJFTFRJTUUgT05FLVNI T1QgY291bnQ6ICAgICAgICAgICAgICAgICAgIDEgOiBbT0tdCkNMT0NLX0JPT1RUSU1FX0FMQVJN ICAgQUJTVElNRSBQRVJJT0RJQyB0aW1lciBmaXJlZCBlYXJseTogICAgICAgMCA6IFtPS10KQ0xP Q0tfQk9PVFRJTUVfQUxBUk0gICBBQlNUSU1FIFBFUklPRElDIG1heCBsYXRlbmN5OiAgICAgIDg1 MzAyIG5zIDogW09LXQpDTE9DS19CT09UVElNRV9BTEFSTSAgIFJFTFRJTUUgUEVSSU9ESUMgdGlt ZXIgZmlyZWQgZWFybHk6ICAgICAgIDAgOiBbT0tdCkNMT0NLX0JPT1RUSU1FX0FMQVJNICAgUkVM VElNRSBQRVJJT0RJQyBtYXggbGF0ZW5jeTogICAgICA3NzE4OCBucyA6IFtPS10KQ0xPQ0tfQk9P VFRJTUVfQUxBUk0gICBBQlNUSU1FIE9ORS1TSE9UIHRpbWVyIGZpcmVkIGVhcmx5OiAgICAgICAw IDogW09LXQpDTE9DS19CT09UVElNRV9BTEFSTSAgIEFCU1RJTUUgT05FLVNIT1QgbWF4IGxhdGVu Y3k6ICAgICAgNjY5NzEgbnMgOiBbT0tdCkNMT0NLX0JPT1RUSU1FX0FMQVJNICAgQUJTVElNRSBP TkUtU0hPVCBjb3VudDogICAgICAgICAgICAgICAgICAgMSA6IFtPS10KQ0xPQ0tfQk9PVFRJTUVf QUxBUk0gICBSRUxUSU1FIE9ORS1TSE9UIHRpbWVyIGZpcmVkIGVhcmx5OiAgICAgICAwIDogW09L XQpDTE9DS19CT09UVElNRV9BTEFSTSAgIFJFTFRJTUUgT05FLVNIT1QgbWF4IGxhdGVuY3k6ICAg ICAgODc0NDEgbnMgOiBbT0tdCkNMT0NLX0JPT1RUSU1FX0FMQVJNICAgUkVMVElNRSBPTkUtU0hP VCBjb3VudDogICAgICAgICAgICAgICAgICAgMSA6IFtPS10KQ0xPQ0tfVEFJICAgICAgICAgICAg ICBBQlNUSU1FIFBFUklPRElDIHRpbWVyIGZpcmVkIGVhcmx5OiAgICAgICAwIDogW09LXQpDTE9D S19UQUkgICAgICAgICAgICAgIEFCU1RJTUUgUEVSSU9ESUMgbWF4IGxhdGVuY3k6ICAgICA0NDMw MjIgbnMgOiBbT0tdCkNMT0NLX1RBSSAgICAgICAgICAgICAgUkVMVElNRSBQRVJJT0RJQyB0aW1l ciBmaXJlZCBlYXJseTogICAgICAgMCA6IFtPS10KQ0xPQ0tfVEFJICAgICAgICAgICAgICBSRUxU SU1FIFBFUklPRElDIG1heCBsYXRlbmN5OiAgICAgIDgyMzUyIG5zIDogW09LXQpDTE9DS19UQUkg ICAgICAgICAgICAgIEFCU1RJTUUgT05FLVNIT1QgdGltZXIgZmlyZWQgZWFybHk6ICAgICAgIDAg OiBbT0tdCkNMT0NLX1RBSSAgICAgICAgICAgICAgQUJTVElNRSBPTkUtU0hPVCBtYXggbGF0ZW5j eTogICAgICA3MjMwOSBucyA6IFtPS10KQ0xPQ0tfVEFJICAgICAgICAgICAgICBBQlNUSU1FIE9O RS1TSE9UIGNvdW50OiAgICAgICAgICAgICAgICAgICAxIDogW09LXQpDTE9DS19UQUkgICAgICAg ICAgICAgIFJFTFRJTUUgT05FLVNIT1QgdGltZXIgZmlyZWQgZWFybHk6ICAgICAgIDAgOiBbT0td CkNMT0NLX1RBSSAgICAgICAgICAgICAgUkVMVElNRSBPTkUtU0hPVCBtYXggbGF0ZW5jeTogICAg ICA2Mjk1MCBucyA6IFtPS10KQ0xPQ0tfVEFJICAgICAgICAgICAgICBSRUxUSU1FIE9ORS1TSE9U IGNvdW50OiAgICAgICAgICAgICAgICAgICAxIDogW09LXQpQYXNzIDAgRmFpbCAwIFhmYWlsIDAg WHBhc3MgMCBTa2lwIDAgRXJyb3IgMAoxLi4wCm9rIDEuLjQgc2VsZnRlc3RzOiB0aW1lcnM6IHNl dC10aW1lci1sYXQgW1BBU1NdCnNlbGZ0ZXN0czogdGltZXJzOiBtcXVldWUtbGF0Cj09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KTXF1ZXVlIGxhdGVuY3kgOiAgICAgICAg ICAgICAgICAgICAgICAgICAgW09LXQpQYXNzIDAgRmFpbCAwIFhmYWlsIDAgWHBhc3MgMCBTa2lw IDAgRXJyb3IgMAoxLi4wCm9rIDEuLjUgc2VsZnRlc3RzOiB0aW1lcnM6IG1xdWV1ZS1sYXQgW1BB U1NdCnNlbGZ0ZXN0czogdGltZXJzOiBpbmNvbnNpc3RlbmN5LWNoZWNrCj09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT0KQ29uc2lzdGVudCBDTE9DS19SRUFMVElNRSAgICAg ICAgICAgICAgICAgW09LXQpDb25zaXN0ZW50IENMT0NLX01PTk9UT05JQyAgICAgICAgICAgICAg ICBbT0tdCkNvbnNpc3RlbnQgQ0xPQ0tfUFJPQ0VTU19DUFVUSU1FX0lEICAgICAgIFtPS10KQ29u c2lzdGVudCBDTE9DS19USFJFQURfQ1BVVElNRV9JRCAgICAgICAgW09LXQpDb25zaXN0ZW50IENM T0NLX01PTk9UT05JQ19SQVcgICAgICAgICAgICBbT0tdCkNvbnNpc3RlbnQgQ0xPQ0tfUkVBTFRJ TUVfQ09BUlNFICAgICAgICAgIFtPS10KQ29uc2lzdGVudCBDTE9DS19NT05PVE9OSUNfQ09BUlNF ICAgICAgICAgW09LXQpDb25zaXN0ZW50IENMT0NLX0JPT1RUSU1FICAgICAgICAgICAgICAgICBb T0tdCkNvbnNpc3RlbnQgQ0xPQ0tfUkVBTFRJTUVfQUxBUk0gICAgICAgICAgIFtPS10KQ29uc2lz dGVudCBDTE9DS19CT09UVElNRV9BTEFSTSAgICAgICAgICAgW09LXQpDb25zaXN0ZW50IENMT0NL X1RBSSAgICAgICAgICAgICAgICAgICAgICBbT0tdClBhc3MgMCBGYWlsIDAgWGZhaWwgMCBYcGFz cyAwIFNraXAgMCBFcnJvciAwCjEuLjAKb2sgMS4uNiBzZWxmdGVzdHM6IHRpbWVyczogaW5jb25z aXN0ZW5jeS1jaGVjayBbUEFTU10Kc2VsZnRlc3RzOiB0aW1lcnM6IHJhd19za2V3Cj09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KRXN0aW1hdGluZyBjbG9jayBkcmlmdDog MC4wKGVzdCkgMC4wKGFjdCkJW09LXQpQYXNzIDAgRmFpbCAwIFhmYWlsIDAgWHBhc3MgMCBTa2lw IDAgRXJyb3IgMAoxLi4wCm9rIDEuLjcgc2VsZnRlc3RzOiB0aW1lcnM6IHJhd19za2V3IFtQQVNT XQpzZWxmdGVzdHM6IHRpbWVyczogdGhyZWFkdGVzdAo9PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09ClN1biwgMTcgRmViIDIwMTkgMjA6Mjc6MzcgKzA4MDAKVGVzdGluZyBj b25zaXN0ZW5jeSB3aXRoIDggdGhyZWFkcyBmb3IgMzAgc2Vjb25kczogW09LXQpQYXNzIDAgRmFp bCAwIFhmYWlsIDAgWHBhc3MgMCBTa2lwIDAgRXJyb3IgMAoxLi4wCm9rIDEuLjggc2VsZnRlc3Rz OiB0aW1lcnM6IHRocmVhZHRlc3QgW1BBU1NdCnNlbGZ0ZXN0czogdGltZXJzOiBydGNwaWUKPT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQoKUGVyaW9kaWMgSVJRIHJhdGUg aXMgMTAyNEh6LgpDb3VudGluZyAyMCBpbnRlcnJ1cHRzIGF0OgoySHo6CSAxIDIgMyA0IDUgNiA3 IDggOSAxMCAxMSAxMiAxMyAxNCAxNSAxNiAxNyAxOCAxOSAyMAo0SHo6CSAxIDIgMyA0IDUgNiA3 IDggOSAxMCAxMSAxMiAxMyAxNCAxNSAxNiAxNyAxOCAxOSAyMAo4SHo6CSAxIDIgMyA0IDUgNiA3 IDggOSAxMCAxMSAxMiAxMyAxNCAxNSAxNiAxNyAxOCAxOSAyMAoxNkh6OgkgMSAyIDMgNCA1IDYg NyA4IDkgMTAgMTEgMTIgMTMgMTQgMTUgMTYgMTcgMTggMTkgMjAKMzJIejoJIDEgMiAzIDQgNSA2 IDcgOCA5IDEwIDExIDEyIDEzIDE0IDE1IDE2IDE3IDE4IDE5IDIwCjY0SHo6CSAxIDIgMyA0IDUg NiA3IDggOSAxMCAxMSAxMiAxMyAxNCAxNSAxNiAxNyAxOCAxOSAyMAoKCQkJICoqKiBUZXN0IGNv bXBsZXRlICoqKgpvayAxLi45IHNlbGZ0ZXN0czogdGltZXJzOiBydGNwaWUgW1BBU1NdCm1ha2U6 IExlYXZpbmcgZGlyZWN0b3J5ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03 LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy90aW1lcnMnCgoyMDE5LTAyLTE3IDIwOjI4OjI2IG1ha2UgcnVuX3Rlc3RzIC1D IHRwbTIKbWFrZTogRW50ZXJpbmcgZGlyZWN0b3J5ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14 ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90 b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy90cG0yJwpUQVAgdmVyc2lvbiAxMwpzZWxmdGVzdHM6IHRw bTI6IHRlc3Rfc21va2Uuc2gKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PQp0ZXN0X3NlYWxfd2l0aF9hdXRoICh0cG0yX3Rlc3RzLlNtb2tlVGVzdCkgLi4uIEVSUk9SCnRl c3Rfc2VhbF93aXRoX3BvbGljeSAodHBtMl90ZXN0cy5TbW9rZVRlc3QpIC4uLiBFUlJPUgp0ZXN0 X3NlYWxfd2l0aF90b29fbG9uZ19hdXRoICh0cG0yX3Rlc3RzLlNtb2tlVGVzdCkgLi4uIEVSUk9S CnRlc3RfdG9vX3Nob3J0X2NtZCAodHBtMl90ZXN0cy5TbW9rZVRlc3QpIC4uLiBFUlJPUgp0ZXN0 X3Vuc2VhbF93aXRoX3dyb25nX2F1dGggKHRwbTJfdGVzdHMuU21va2VUZXN0KSAuLi4gRVJST1IK dGVzdF91bnNlYWxfd2l0aF93cm9uZ19wb2xpY3kgKHRwbTJfdGVzdHMuU21va2VUZXN0KSAuLi4g RVJST1IKCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT0KRVJST1I6IHRlc3Rfc2VhbF93aXRoX2F1dGggKHRwbTJfdGVz dHMuU21va2VUZXN0KQotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tClRyYWNlYmFjayAobW9zdCByZWNlbnQgY2FsbCBs YXN0KToKICBGaWxlICJ0cG0yX3Rlc3RzLnB5IiwgbGluZSAxNSwgaW4gc2V0VXAKICAgIHNlbGYu Y2xpZW50ID0gdHBtMi5DbGllbnQoKQogIEZpbGUgInRwbTIucHkiLCBsaW5lIDM2MCwgaW4gX19p bml0X18KICAgIHNlbGYudHBtID0gb3BlbignL2Rldi90cG0wJywgJ3IrYicpCklPRXJyb3I6IFtF cnJubyAyXSBObyBzdWNoIGZpbGUgb3IgZGlyZWN0b3J5OiAnL2Rldi90cG0wJwoKPT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PQpFUlJPUjogdGVzdF9zZWFsX3dpdGhfcG9saWN5ICh0cG0yX3Rlc3RzLlNtb2tlVGVzdCkK LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLQpUcmFjZWJhY2sgKG1vc3QgcmVjZW50IGNhbGwgbGFzdCk6CiAgRmlsZSAi dHBtMl90ZXN0cy5weSIsIGxpbmUgMTUsIGluIHNldFVwCiAgICBzZWxmLmNsaWVudCA9IHRwbTIu Q2xpZW50KCkKICBGaWxlICJ0cG0yLnB5IiwgbGluZSAzNjAsIGluIF9faW5pdF9fCiAgICBzZWxm LnRwbSA9IG9wZW4oJy9kZXYvdHBtMCcsICdyK2InKQpJT0Vycm9yOiBbRXJybm8gMl0gTm8gc3Vj aCBmaWxlIG9yIGRpcmVjdG9yeTogJy9kZXYvdHBtMCcKCj09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KRVJST1I6IHRl c3Rfc2VhbF93aXRoX3Rvb19sb25nX2F1dGggKHRwbTJfdGVzdHMuU21va2VUZXN0KQotLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tClRyYWNlYmFjayAobW9zdCByZWNlbnQgY2FsbCBsYXN0KToKICBGaWxlICJ0cG0yX3Rl c3RzLnB5IiwgbGluZSAxNSwgaW4gc2V0VXAKICAgIHNlbGYuY2xpZW50ID0gdHBtMi5DbGllbnQo KQogIEZpbGUgInRwbTIucHkiLCBsaW5lIDM2MCwgaW4gX19pbml0X18KICAgIHNlbGYudHBtID0g b3BlbignL2Rldi90cG0wJywgJ3IrYicpCklPRXJyb3I6IFtFcnJubyAyXSBObyBzdWNoIGZpbGUg b3IgZGlyZWN0b3J5OiAnL2Rldi90cG0wJwoKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpFUlJPUjogdGVzdF90b29f c2hvcnRfY21kICh0cG0yX3Rlc3RzLlNtb2tlVGVzdCkKLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQpUcmFjZWJhY2sg KG1vc3QgcmVjZW50IGNhbGwgbGFzdCk6CiAgRmlsZSAidHBtMl90ZXN0cy5weSIsIGxpbmUgMTUs IGluIHNldFVwCiAgICBzZWxmLmNsaWVudCA9IHRwbTIuQ2xpZW50KCkKICBGaWxlICJ0cG0yLnB5 IiwgbGluZSAzNjAsIGluIF9faW5pdF9fCiAgICBzZWxmLnRwbSA9IG9wZW4oJy9kZXYvdHBtMCcs ICdyK2InKQpJT0Vycm9yOiBbRXJybm8gMl0gTm8gc3VjaCBmaWxlIG9yIGRpcmVjdG9yeTogJy9k ZXYvdHBtMCcKCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT0KRVJST1I6IHRlc3RfdW5zZWFsX3dpdGhfd3JvbmdfYXV0 aCAodHBtMl90ZXN0cy5TbW9rZVRlc3QpCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KVHJhY2ViYWNrIChtb3N0IHJl Y2VudCBjYWxsIGxhc3QpOgogIEZpbGUgInRwbTJfdGVzdHMucHkiLCBsaW5lIDE1LCBpbiBzZXRV cAogICAgc2VsZi5jbGllbnQgPSB0cG0yLkNsaWVudCgpCiAgRmlsZSAidHBtMi5weSIsIGxpbmUg MzYwLCBpbiBfX2luaXRfXwogICAgc2VsZi50cG0gPSBvcGVuKCcvZGV2L3RwbTAnLCAncitiJykK SU9FcnJvcjogW0Vycm5vIDJdIE5vIHN1Y2ggZmlsZSBvciBkaXJlY3Rvcnk6ICcvZGV2L3RwbTAn Cgo9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09CkVSUk9SOiB0ZXN0X3Vuc2VhbF93aXRoX3dyb25nX3BvbGljeSAodHBt Ml90ZXN0cy5TbW9rZVRlc3QpCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KVHJhY2ViYWNrIChtb3N0IHJlY2VudCBj YWxsIGxhc3QpOgogIEZpbGUgInRwbTJfdGVzdHMucHkiLCBsaW5lIDE1LCBpbiBzZXRVcAogICAg c2VsZi5jbGllbnQgPSB0cG0yLkNsaWVudCgpCiAgRmlsZSAidHBtMi5weSIsIGxpbmUgMzYwLCBp biBfX2luaXRfXwogICAgc2VsZi50cG0gPSBvcGVuKCcvZGV2L3RwbTAnLCAncitiJykKSU9FcnJv cjogW0Vycm5vIDJdIE5vIHN1Y2ggZmlsZSBvciBkaXJlY3Rvcnk6ICcvZGV2L3RwbTAnCgotLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tClJhbiA2IHRlc3RzIGluIDAuMDAxcwoKRkFJTEVEIChlcnJvcnM9NikKbm90IG9r IDEuLjEgc2VsZnRlc3RzOiB0cG0yOiB0ZXN0X3Ntb2tlLnNoIFtGQUlMXQpzZWxmdGVzdHM6IHRw bTI6IHRlc3Rfc3BhY2Uuc2gKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PQp0ZXN0X2ZsdXNoX2NvbnRleHQgKHRwbTJfdGVzdHMuU3BhY2VUZXN0KSAuLi4gRVJST1IKdGVz dF9nZXRfaGFuZGxlcyAodHBtMl90ZXN0cy5TcGFjZVRlc3QpIC4uLiBFUlJPUgp0ZXN0X2ludmFs aWRfY2MgKHRwbTJfdGVzdHMuU3BhY2VUZXN0KSAuLi4gRVJST1IKdGVzdF9tYWtlX3R3b19zcGFj ZXMgKHRwbTJfdGVzdHMuU3BhY2VUZXN0KSAuLi4gRVJST1IKCj09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KRVJST1I6 IHRlc3RfZmx1c2hfY29udGV4dCAodHBtMl90ZXN0cy5TcGFjZVRlc3QpCi0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0K VHJhY2ViYWNrIChtb3N0IHJlY2VudCBjYWxsIGxhc3QpOgogIEZpbGUgInRwbTJfdGVzdHMucHki LCBsaW5lIDE4MywgaW4gdGVzdF9mbHVzaF9jb250ZXh0CiAgICBzcGFjZTEgPSB0cG0yLkNsaWVu dCh0cG0yLkNsaWVudC5GTEFHX1NQQUNFKQogIEZpbGUgInRwbTIucHkiLCBsaW5lIDM2MiwgaW4g X19pbml0X18KICAgIHNlbGYudHBtID0gb3BlbignL2Rldi90cG1ybTAnLCAncitiJykKSU9FcnJv cjogW0Vycm5vIDJdIE5vIHN1Y2ggZmlsZSBvciBkaXJlY3Rvcnk6ICcvZGV2L3RwbXJtMCcKCj09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT0KRVJST1I6IHRlc3RfZ2V0X2hhbmRsZXMgKHRwbTJfdGVzdHMuU3BhY2VUZXN0 KQotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tClRyYWNlYmFjayAobW9zdCByZWNlbnQgY2FsbCBsYXN0KToKICBGaWxl ICJ0cG0yX3Rlc3RzLnB5IiwgbGluZSAxOTMsIGluIHRlc3RfZ2V0X2hhbmRsZXMKICAgIHNwYWNl MSA9IHRwbTIuQ2xpZW50KHRwbTIuQ2xpZW50LkZMQUdfU1BBQ0UpCiAgRmlsZSAidHBtMi5weSIs IGxpbmUgMzYyLCBpbiBfX2luaXRfXwogICAgc2VsZi50cG0gPSBvcGVuKCcvZGV2L3RwbXJtMCcs ICdyK2InKQpJT0Vycm9yOiBbRXJybm8gMl0gTm8gc3VjaCBmaWxlIG9yIGRpcmVjdG9yeTogJy9k ZXYvdHBtcm0wJwoKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PQpFUlJPUjogdGVzdF9pbnZhbGlkX2NjICh0cG0yX3Rl c3RzLlNwYWNlVGVzdCkKLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQpUcmFjZWJhY2sgKG1vc3QgcmVjZW50IGNhbGwg bGFzdCk6CiAgRmlsZSAidHBtMl90ZXN0cy5weSIsIGxpbmUgMjEyLCBpbiB0ZXN0X2ludmFsaWRf Y2MKICAgIHNwYWNlMSA9IHRwbTIuQ2xpZW50KHRwbTIuQ2xpZW50LkZMQUdfU1BBQ0UpCiAgRmls ZSAidHBtMi5weSIsIGxpbmUgMzYyLCBpbiBfX2luaXRfXwogICAgc2VsZi50cG0gPSBvcGVuKCcv ZGV2L3RwbXJtMCcsICdyK2InKQpJT0Vycm9yOiBbRXJybm8gMl0gTm8gc3VjaCBmaWxlIG9yIGRp cmVjdG9yeTogJy9kZXYvdHBtcm0wJwoKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpFUlJPUjogdGVzdF9tYWtlX3R3 b19zcGFjZXMgKHRwbTJfdGVzdHMuU3BhY2VUZXN0KQotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tClRyYWNlYmFjayAo bW9zdCByZWNlbnQgY2FsbCBsYXN0KToKICBGaWxlICJ0cG0yX3Rlc3RzLnB5IiwgbGluZSAxNjks IGluIHRlc3RfbWFrZV90d29fc3BhY2VzCiAgICBzcGFjZTEgPSB0cG0yLkNsaWVudCh0cG0yLkNs aWVudC5GTEFHX1NQQUNFKQogIEZpbGUgInRwbTIucHkiLCBsaW5lIDM2MiwgaW4gX19pbml0X18K ICAgIHNlbGYudHBtID0gb3BlbignL2Rldi90cG1ybTAnLCAncitiJykKSU9FcnJvcjogW0Vycm5v IDJdIE5vIHN1Y2ggZmlsZSBvciBkaXJlY3Rvcnk6ICcvZGV2L3RwbXJtMCcKCi0tLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t LS0KUmFuIDQgdGVzdHMgaW4gMC4wMDFzCgpGQUlMRUQgKGVycm9ycz00KQpub3Qgb2sgMS4uMiBz ZWxmdGVzdHM6IHRwbTI6IHRlc3Rfc3BhY2Uuc2ggW0ZBSUxdCm1ha2U6IExlYXZpbmcgZGlyZWN0 b3J5ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZl Y2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy90cG0y Jwp1ZXZlbnQgdGVzdDogbm90IGluIE1ha2VmaWxlCjIwMTktMDItMTcgMjA6Mjg6MjcgbWFrZSBU QVJHRVRTPXVldmVudAptYWtlWzFdOiBFbnRlcmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZf c2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUz NTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3VldmVudCcKZ2NjIC1XbCwtbm8tYXMt bmVlZGVkIC1XYWxsIHVldmVudF9maWx0ZXJpbmcuYyAtbyB1ZXZlbnRfZmlsdGVyaW5nCm1ha2Vb MV06IExlYXZpbmcgZGlyZWN0b3J5ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhl bC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0 aW5nL3NlbGZ0ZXN0cy91ZXZlbnQnCgoyMDE5LTAyLTE3IDIwOjI4OjI3IG1ha2UgcnVuX3Rlc3Rz IC1DIHVldmVudAptYWtlOiBFbnRlcmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2VsZnRl c3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2 OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3VldmVudCcKVEFQIHZlcnNpb24gMTMKc2VsZnRl c3RzOiB1ZXZlbnQ6IHVldmVudF9maWx0ZXJpbmcKPT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PQphZGRAL2RldmljZXMvdmlydHVhbC9tZW0vZnVsbEFDVElPTj1hZGRERVZQ QVRIPS9kZXZpY2VzL3ZpcnR1YWwvbWVtL2Z1bGxTVUJTWVNURU09bWVtU1lOVEhfVVVJRD0wTUFK T1I9MU1JTk9SPTdERVZOQU1FPWZ1bGxERVZNT0RFPTA2NjZTRVFOVU09MTY5NwphZGRAL2Rldmlj ZXMvdmlydHVhbC9tZW0vZnVsbEFDVElPTj1hZGRERVZQQVRIPS9kZXZpY2VzL3ZpcnR1YWwvbWVt L2Z1bGxTVUJTWVNURU09bWVtU1lOVEhfVVVJRD0wTUFKT1I9MU1JTk9SPTdERVZOQU1FPWZ1bGxE RVZNT0RFPTA2NjZTRVFOVU09MTcxMApObyBidWZmZXIgc3BhY2UgYXZhaWxhYmxlIC0gRmFpbGVk IHRvIHJlY2VpdmUgdWV2ZW50CmFkZEAvZGV2aWNlcy92aXJ0dWFsL21lbS9mdWxsQUNUSU9OPWFk ZERFVlBBVEg9L2RldmljZXMvdmlydHVhbC9tZW0vZnVsbFNVQlNZU1RFTT1tZW1TWU5USF9VVUlE PTBNQUpPUj0xTUlOT1I9N0RFVk5BTUU9ZnVsbERFVk1PREU9MDY2NlNFUU5VTT0xNzQ2CmFkZEAv ZGV2aWNlcy92aXJ0dWFsL21lbS9mdWxsQUNUSU9OPWFkZERFVlBBVEg9L2RldmljZXMvdmlydHVh bC9tZW0vZnVsbFNVQlNZU1RFTT1tZW1TWU5USF9VVUlEPTBNQUpPUj0xTUlOT1I9N0RFVk5BTUU9 ZnVsbERFVk1PREU9MDY2NlNFUU5VTT0xNzU2Ck5vIGJ1ZmZlciBzcGFjZSBhdmFpbGFibGUgLSBG YWlsZWQgdG8gcmVjZWl2ZSB1ZXZlbnQKWz09PT09PT09PT1dIFJ1bm5pbmcgMSB0ZXN0cyBmcm9t IDEgdGVzdCBjYXNlcy4KWyBSVU4gICAgICBdIGdsb2JhbC51ZXZlbnRfZmlsdGVyaW5nClsgICAg ICAgT0sgXSBnbG9iYWwudWV2ZW50X2ZpbHRlcmluZwpbPT09PT09PT09PV0gMSAvIDEgdGVzdHMg cGFzc2VkLgpbICBQQVNTRUQgIF0Kb2sgMS4uMSBzZWxmdGVzdHM6IHVldmVudDogdWV2ZW50X2Zp bHRlcmluZyBbUEFTU10KbWFrZTogTGVhdmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2Vs ZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4 MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3VldmVudCcKCjIwMTktMDItMTcgMjA6Mjg6 MjkgbWFrZSBydW5fdGVzdHMgLUMgdXNlcgptYWtlOiBFbnRlcmluZyBkaXJlY3RvcnkgJy91c3Iv c3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBm ZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3VzZXInClRBUCB2ZXJz aW9uIDEzCnNlbGZ0ZXN0czogdXNlcjogdGVzdF91c2VyX2NvcHkuc2gKPT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PQp1c2VyX2NvcHk6IG9rCm9rIDEuLjEgc2VsZnRlc3Rz OiB1c2VyOiB0ZXN0X3VzZXJfY29weS5zaCBbUEFTU10KbWFrZTogTGVhdmluZyBkaXJlY3Rvcnkg Jy91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMw MGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3VzZXInCnZE U08gdGVzdDogbm90IGluIE1ha2VmaWxlCjIwMTktMDItMTcgMjA6Mjg6MjkgbWFrZSBUQVJHRVRT PXZEU08KbWFrZVsxXTogRW50ZXJpbmcgZGlyZWN0b3J5ICcvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0 cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5 MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy92RFNPJwpnY2MgLXN0ZD1nbnU5OSAgICB2ZHNvX3Rl c3QuYyBwYXJzZV92ZHNvLmMgIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVs LTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rp bmcvc2VsZnRlc3RzL3ZEU08vdmRzb190ZXN0CmdjYyAtc3RkPWdudTk5IC1ub3N0ZGxpYiAtZm5v LWFzeW5jaHJvbm91cy11bndpbmQtdGFibGVzIC1mbm8tc3RhY2stcHJvdGVjdG9yIFwKCXZkc29f c3RhbmRhbG9uZV90ZXN0X3g4Ni5jIHBhcnNlX3Zkc28uYyBcCgktbyAvdXNyL3NyYy9wZXJmX3Nl bGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2 ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy92RFNPL3Zkc29fc3RhbmRhbG9uZV90ZXN0 X3g4NgptYWtlWzFdOiBMZWF2aW5nIGRpcmVjdG9yeSAnL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMt eDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEv dG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdkRTTycKCjIwMTktMDItMTcgMjA6Mjg6MjkgbWFrZSBy dW5fdGVzdHMgLUMgdkRTTwptYWtlOiBFbnRlcmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZf c2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUz NTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZEU08nClRBUCB2ZXJzaW9uIDEzCnNl bGZ0ZXN0czogdkRTTzogdmRzb190ZXN0Cj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT0KVGhlIHRpbWUgaXMgMTU1MDQwNjUwOS41OTQ4MDUKb2sgMS4uMSBzZWxmdGVzdHM6 IHZEU086IHZkc29fdGVzdCBbUEFTU10Kc2VsZnRlc3RzOiB2RFNPOiB2ZHNvX3N0YW5kYWxvbmVf dGVzdF94ODYKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpUaGUgdGlt ZSBpcyAgICAgICAgICAgMTU1MDQwNjUwOS42MDA5MDYKb2sgMS4uMiBzZWxmdGVzdHM6IHZEU086 IHZkc29fc3RhbmRhbG9uZV90ZXN0X3g4NiBbUEFTU10KbWFrZTogTGVhdmluZyBkaXJlY3Rvcnkg Jy91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMw MGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZEU08nCgoy MDE5LTAyLTE3IDIwOjI4OjI5IG1ha2UgcnVuX3Rlc3RzIC1DIHZtCm1ha2U6IEVudGVyaW5nIGRp cmVjdG9yeSAnL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNh ZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv dm0nCm1ha2UgQVJDSD14ODYgLUMgLi4vLi4vLi4vLi4gaGVhZGVyc19pbnN0YWxsCm1ha2VbMV06 IEVudGVyaW5nIGRpcmVjdG9yeSAnL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwt Ny4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEnCiAgSE9TVENDICBz Y3JpcHRzL2Jhc2ljL2ZpeGRlcAogIFdSQVAgICAgYXJjaC94ODYvaW5jbHVkZS9nZW5lcmF0ZWQv dWFwaS9hc20vYnBmX3BlcmZfZXZlbnQuaAogIFdSQVAgICAgYXJjaC94ODYvaW5jbHVkZS9nZW5l cmF0ZWQvdWFwaS9hc20vcG9sbC5oCiAgU1lTVEJMICBhcmNoL3g4Ni9pbmNsdWRlL2dlbmVyYXRl ZC9hc20vc3lzY2FsbHNfMzIuaAogIFNZU0hEUiAgYXJjaC94ODYvaW5jbHVkZS9nZW5lcmF0ZWQv dWFwaS9hc20vdW5pc3RkXzMyLmgKICBTWVNIRFIgIGFyY2gveDg2L2luY2x1ZGUvZ2VuZXJhdGVk L3VhcGkvYXNtL3VuaXN0ZF82NC5oCiAgU1lTSERSICBhcmNoL3g4Ni9pbmNsdWRlL2dlbmVyYXRl ZC91YXBpL2FzbS91bmlzdGRfeDMyLmgKICBIT1NUQ0MgIGFyY2gveDg2L3Rvb2xzL3JlbG9jc18z Mi5vCiAgSE9TVENDICBhcmNoL3g4Ni90b29scy9yZWxvY3NfNjQubwogIEhPU1RDQyAgYXJjaC94 ODYvdG9vbHMvcmVsb2NzX2NvbW1vbi5vCiAgSE9TVExEICBhcmNoL3g4Ni90b29scy9yZWxvY3MK ICBVUEQgICAgIGluY2x1ZGUvZ2VuZXJhdGVkL3VhcGkvbGludXgvdmVyc2lvbi5oCiAgSE9TVEND ICBzY3JpcHRzL3VuaWZkZWYKICBJTlNUQUxMIHVzci9pbmNsdWRlL2FzbS1nZW5lcmljLyAoMzcg ZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9kcm0vICgyNiBmaWxlcykKICBJTlNUQUxMIHVz ci9pbmNsdWRlL2xpbnV4LyAoNTAzIGZpbGVzKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgv YW5kcm9pZC8gKDIgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9ieXRlb3JkZXIv ICgyIGZpbGVzKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgvY2FpZi8gKDIgZmlsZXMpCiAg SU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9jYW4vICg2IGZpbGVzKQogIElOU1RBTEwgdXNyL2lu Y2x1ZGUvbGludXgvY2lmcy8gKDEgZmlsZSkKICBJTlNUQUxMIHVzci9pbmNsdWRlL2xpbnV4L2R2 Yi8gKDggZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9nZW53cWUvICgxIGZpbGUp CiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9oZGxjLyAoMSBmaWxlKQogIElOU1RBTEwgdXNy L2luY2x1ZGUvbGludXgvaHNpLyAoMiBmaWxlcykKICBJTlNUQUxMIHVzci9pbmNsdWRlL2xpbnV4 L2lpby8gKDIgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9pc2RuLyAoMSBmaWxl KQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgvbW1jLyAoMSBmaWxlKQogIElOU1RBTEwgdXNy L2luY2x1ZGUvbGludXgvbmV0ZmlsdGVyLyAoODggZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVk ZS9saW51eC9uZXRmaWx0ZXIvaXBzZXQvICg0IGZpbGVzKQogIElOU1RBTEwgdXNyL2luY2x1ZGUv bGludXgvbmV0ZmlsdGVyX2FycC8gKDIgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51 eC9uZXRmaWx0ZXJfYnJpZGdlLyAoMTcgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51 eC9uZXRmaWx0ZXJfaXB2NC8gKDkgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9u ZXRmaWx0ZXJfaXB2Ni8gKDEzIGZpbGVzKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgvbmZz ZC8gKDUgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC9yYWlkLyAoMiBmaWxlcykK ICBJTlNUQUxMIHVzci9pbmNsdWRlL2xpbnV4L3NjaGVkLyAoMSBmaWxlKQogIElOU1RBTEwgdXNy L2luY2x1ZGUvbGludXgvc3BpLyAoMSBmaWxlKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgv c3VucnBjLyAoMSBmaWxlKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgvdGNfYWN0LyAoMTUg ZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVkZS9saW51eC90Y19lbWF0Y2gvICg1IGZpbGVzKQog IElOU1RBTEwgdXNyL2luY2x1ZGUvbGludXgvdXNiLyAoMTMgZmlsZXMpCiAgSU5TVEFMTCB1c3Iv aW5jbHVkZS9saW51eC93aW1heC8gKDEgZmlsZSkKICBJTlNUQUxMIHVzci9pbmNsdWRlL21pc2Mv ICgyIGZpbGVzKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvbXRkLyAoNSBmaWxlcykKICBJTlNUQUxM IHVzci9pbmNsdWRlL3JkbWEvICgyNSBmaWxlcykKICBJTlNUQUxMIHVzci9pbmNsdWRlL3JkbWEv aGZpLyAoMiBmaWxlcykKICBJTlNUQUxMIHVzci9pbmNsdWRlL3Njc2kvICg1IGZpbGVzKQogIElO U1RBTEwgdXNyL2luY2x1ZGUvc2NzaS9mYy8gKDQgZmlsZXMpCiAgSU5TVEFMTCB1c3IvaW5jbHVk ZS9zb3VuZC8gKDE2IGZpbGVzKQogIElOU1RBTEwgdXNyL2luY2x1ZGUvdmlkZW8vICgzIGZpbGVz KQogIElOU1RBTEwgdXNyL2luY2x1ZGUveGVuLyAoNCBmaWxlcykKICBJTlNUQUxMIHVzci9pbmNs dWRlL2FzbS8gKDYyIGZpbGVzKQptYWtlWzFdOiBMZWF2aW5nIGRpcmVjdG9yeSAnL3Vzci9zcmMv cGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3 MTIyZTM1NjgxNTY5OTEnCmdjYyAtV2FsbCAtSSAuLi8uLi8uLi8uLi91c3IvaW5jbHVkZSAgICAg Y29tcGFjdGlvbl90ZXN0LmMgLWxydCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQt cmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90 ZXN0aW5nL3NlbGZ0ZXN0cy92bS9jb21wYWN0aW9uX3Rlc3QKZ2NjIC1XYWxsIC1JIC4uLy4uLy4u Ly4uL3Vzci9pbmNsdWRlICAgICBndXBfYmVuY2htYXJrLmMgLWxydCAtbyAvdXNyL3NyYy9wZXJm X3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJl MzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy92bS9ndXBfYmVuY2htYXJrCmdjYyAt V2FsbCAtSSAuLi8uLi8uLi8uLi91c3IvaW5jbHVkZSAgICAgaHVnZXBhZ2UtbW1hcC5jIC1scnQg LW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNi MzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdm0vaHVn ZXBhZ2UtbW1hcApnY2MgLVdhbGwgLUkgLi4vLi4vLi4vLi4vdXNyL2luY2x1ZGUgICAgIGh1Z2Vw YWdlLXNobS5jIC1scnQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4y LTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9z ZWxmdGVzdHMvdm0vaHVnZXBhZ2Utc2htCmdjYyAtV2FsbCAtSSAuLi8uLi8uLi8uLi91c3IvaW5j bHVkZSAgICAgbWFwX2h1Z2V0bGIuYyAtbHJ0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4 Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rv b2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZtL21hcF9odWdldGxiCmdjYyAtV2FsbCAtSSAuLi8uLi8u Li8uLi91c3IvaW5jbHVkZSAgICAgbWFwX2ZpeGVkX25vcmVwbGFjZS5jIC1scnQgLW8gL3Vzci9z cmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZk MTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMvdm0vbWFwX2ZpeGVkX25v cmVwbGFjZQpnY2MgLVdhbGwgLUkgLi4vLi4vLi4vLi4vdXNyL2luY2x1ZGUgICAgIG1hcF9wb3B1 bGF0ZS5jIC1scnQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYw YjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxm dGVzdHMvdm0vbWFwX3BvcHVsYXRlCmdjYyAtV2FsbCAtSSAuLi8uLi8uLi8uLi91c3IvaW5jbHVk ZSAgICAgbWxvY2stcmFuZG9tLXRlc3QuYyAtbHJ0IC1sY2FwIC1vIC91c3Ivc3JjL3BlcmZfc2Vs ZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4 MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZtL21sb2NrLXJhbmRvbS10ZXN0CmdjYyAt V2FsbCAtSSAuLi8uLi8uLi8uLi91c3IvaW5jbHVkZSAgICAgbWxvY2syLXRlc3RzLmMgLWxydCAt byAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2Iz MDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy92bS9tbG9j azItdGVzdHMKZ2NjIC1XYWxsIC1JIC4uLy4uLy4uLy4uL3Vzci9pbmNsdWRlICAgICBvbi1mYXVs dC1saW1pdC5jIC1scnQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4y LTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9z ZWxmdGVzdHMvdm0vb24tZmF1bHQtbGltaXQKZ2NjIC1XYWxsIC1JIC4uLy4uLy4uLy4uL3Vzci9p bmNsdWRlICAgICB0aHVnZS1nZW4uYyAtbHJ0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4 Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rv b2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZtL3RodWdlLWdlbgpnY2MgLVdhbGwgLUkgLi4vLi4vLi4v Li4vdXNyL2luY2x1ZGUgICAgIHRyYW5zaHVnZS1zdHJlc3MuYyAtbHJ0IC1vIC91c3Ivc3JjL3Bl cmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEy MmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZtL3RyYW5zaHVnZS1zdHJlc3MK Z2NjIC1XYWxsIC1JIC4uLy4uLy4uLy4uL3Vzci9pbmNsdWRlICAgICB1c2VyZmF1bHRmZC5jIC1s cnQgLWxwdGhyZWFkIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02 MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2Vs ZnRlc3RzL3ZtL3VzZXJmYXVsdGZkCmdjYyAtV2FsbCAtSSAuLi8uLi8uLi8uLi91c3IvaW5jbHVk ZSAgICAgdmFfMTI4VEJzd2l0Y2guYyAtbHJ0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4 Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rv b2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3ZtL3ZhXzEyOFRCc3dpdGNoCmdjYyAtV2FsbCAtSSAuLi8u Li8uLi8uLi91c3IvaW5jbHVkZSAgICAgdmlydHVhbF9hZGRyZXNzX3JhbmdlLmMgLWxydCAtbyAv dXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBm YTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy92bS92aXJ0dWFs X2FkZHJlc3NfcmFuZ2UKVEFQIHZlcnNpb24gMTMKc2VsZnRlc3RzOiB2bTogcnVuX3ZtdGVzdHMK PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQotLS0tLS0tLS0tLS0tLS0t LS0tLS0KcnVubmluZyBodWdlcGFnZS1tbWFwCi0tLS0tLS0tLS0tLS0tLS0tLS0tLQpSZXR1cm5l ZCBhZGRyZXNzIGlzIDB4N2YxNjdmNjAwMDAwCkZpcnN0IGhleCBpcyAwCkZpcnN0IGhleCBpcyAz MDIwMTAwCltQQVNTXQotLS0tLS0tLS0tLS0tLS0tLS0tLQpydW5uaW5nIGh1Z2VwYWdlLXNobQot LS0tLS0tLS0tLS0tLS0tLS0tLQpzaG1pZDogMHgwCnNobWFkZHI6IDB4N2ZlNThkMjAwMDAwClN0 YXJ0aW5nIHRoZSB3cml0ZXM6Ci4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4u Li4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4u Li4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4u Li4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4u Li4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4uLi4KU3RhcnRpbmcg dGhlIENoZWNrLi4uRG9uZS4KW1BBU1NdCi0tLS0tLS0tLS0tLS0tLS0tLS0KcnVubmluZyBtYXBf aHVnZXRsYgotLS0tLS0tLS0tLS0tLS0tLS0tClJldHVybmVkIGFkZHJlc3MgaXMgMHg3ZjM0NWJh MDAwMDAKRmlyc3QgaGV4IGlzIDAKRmlyc3QgaGV4IGlzIDMwMjAxMDAKW1BBU1NdCk5PVEU6IFRo ZSBhYm92ZSBodWdldGxiIHRlc3RzIHByb3ZpZGUgbWluaW1hbCBjb3ZlcmFnZS4gIFVzZQogICAg ICBodHRwczovL2dpdGh1Yi5jb20vbGliaHVnZXRsYmZzL2xpYmh1Z2V0bGJmcy5naXQgZm9yCiAg ICAgIGh1Z2V0bGIgcmVncmVzc2lvbiB0ZXN0aW5nLgotLS0tLS0tLS0tLS0tLS0tLS0tCnJ1bm5p bmcgdXNlcmZhdWx0ZmQKLS0tLS0tLS0tLS0tLS0tLS0tLQpucl9wYWdlczogMzI3NjgsIG5yX3Bh Z2VzX3Blcl9jcHU6IDE2Mzg0CmJvdW5jZXM6IDMxLCBtb2RlOiBybmQgcmFjaW5nIHZlciBwb2xs LCB1c2VyZmF1bHRzOiAzOTc4IDIxMDcKYm91bmNlczogMzAsIG1vZGU6IHJhY2luZyB2ZXIgcG9s bCwgdXNlcmZhdWx0czogMjg0OSAyODk5CmJvdW5jZXM6IDI5LCBtb2RlOiBybmQgdmVyIHBvbGws IHVzZXJmYXVsdHM6IDQ1MTAgNDUwOQpib3VuY2VzOiAyOCwgbW9kZTogdmVyIHBvbGwsIHVzZXJm YXVsdHM6IDYyODcgNjUwOQpib3VuY2VzOiAyNywgbW9kZTogcm5kIHJhY2luZyBwb2xsLCB1c2Vy ZmF1bHRzOiA0MDI2IDE4NjEKYm91bmNlczogMjYsIG1vZGU6IHJhY2luZyBwb2xsLCB1c2VyZmF1 bHRzOiAyNTMzIDMwNDkKYm91bmNlczogMjUsIG1vZGU6IHJuZCBwb2xsLCB1c2VyZmF1bHRzOiA0 NDk2IDQ2MjcKYm91bmNlczogMjQsIG1vZGU6IHBvbGwsIHVzZXJmYXVsdHM6IDY1NzYgNjQ5MApi b3VuY2VzOiAyMywgbW9kZTogcm5kIHJhY2luZyB2ZXIsIHVzZXJmYXVsdHM6IDQ3MjcgNDIwMgpi b3VuY2VzOiAyMiwgbW9kZTogcmFjaW5nIHZlciwgdXNlcmZhdWx0czogNTg2MCA1NjIxCmJvdW5j ZXM6IDIxLCBtb2RlOiBybmQgdmVyLCB1c2VyZmF1bHRzOiA0Mjg0IDQwMjgKYm91bmNlczogMjAs IG1vZGU6IHZlciwgdXNlcmZhdWx0czogNDkyMCA0MjU2CmJvdW5jZXM6IDE5LCBtb2RlOiBybmQg cmFjaW5nLCB1c2VyZmF1bHRzOiA1NjIxIDIzNDkKYm91bmNlczogMTgsIG1vZGU6IHJhY2luZywg dXNlcmZhdWx0czogMTY4MyAxMTcwCmJvdW5jZXM6IDE3LCBtb2RlOiBybmQsIHVzZXJmYXVsdHM6 IDUxNzEgNTUwNApib3VuY2VzOiAxNiwgbW9kZTosIHVzZXJmYXVsdHM6IDcwMjYgNjg5NQpib3Vu Y2VzOiAxNSwgbW9kZTogcm5kIHJhY2luZyB2ZXIgcG9sbCwgdXNlcmZhdWx0czogMzYzOCAyMzAz CmJvdW5jZXM6IDE0LCBtb2RlOiByYWNpbmcgdmVyIHBvbGwsIHVzZXJmYXVsdHM6IDU2NSAxMDI5 CmJvdW5jZXM6IDEzLCBtb2RlOiBybmQgdmVyIHBvbGwsIHVzZXJmYXVsdHM6IDM2OTQgNDMwMApi b3VuY2VzOiAxMiwgbW9kZTogdmVyIHBvbGwsIHVzZXJmYXVsdHM6IDY2ODQgNjQzMApib3VuY2Vz OiAxMSwgbW9kZTogcm5kIHJhY2luZyBwb2xsLCB1c2VyZmF1bHRzOiAzMjkyIDIyNDIKYm91bmNl czogMTAsIG1vZGU6IHJhY2luZyBwb2xsLCB1c2VyZmF1bHRzOiAzOTc5IDM5ODUKYm91bmNlczog OSwgbW9kZTogcm5kIHBvbGwsIHVzZXJmYXVsdHM6IDQ4NjAgNDg0Mgpib3VuY2VzOiA4LCBtb2Rl OiBwb2xsLCB1c2VyZmF1bHRzOiA3MzQwIDU1MjIKYm91bmNlczogNywgbW9kZTogcm5kIHJhY2lu ZyB2ZXIsIHVzZXJmYXVsdHM6IDM4NTMgNDUxOQpib3VuY2VzOiA2LCBtb2RlOiByYWNpbmcgdmVy LCB1c2VyZmF1bHRzOiAzNTAxIDI5MjEKYm91bmNlczogNSwgbW9kZTogcm5kIHZlciwgdXNlcmZh dWx0czogNzc2NiA3MTYzCmJvdW5jZXM6IDQsIG1vZGU6IHZlciwgdXNlcmZhdWx0czogNjU0MiA1 MDUwCmJvdW5jZXM6IDMsIG1vZGU6IHJuZCByYWNpbmcsIHVzZXJmYXVsdHM6IDY4NjQgMjI2Mgpi b3VuY2VzOiAyLCBtb2RlOiByYWNpbmcsIHVzZXJmYXVsdHM6IDM1OTMgNDU5Ngpib3VuY2VzOiAx LCBtb2RlOiBybmQsIHVzZXJmYXVsdHM6IDgwNDUgNzcwOApib3VuY2VzOiAwLCBtb2RlOiwgdXNl cmZhdWx0czogMzYxNiAyNzc5CnRlc3RpbmcgVUZGRElPX1pFUk9QQUdFOiBkb25lLgp0ZXN0aW5n IHNpZ25hbCBkZWxpdmVyeTogZG9uZS4KdGVzdGluZyBldmVudHMgKGZvcmssIHJlbWFwLCByZW1v dmUpOiB1c2VyZmF1bHRzOiAzMjc2OApbUEFTU10KLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t CnJ1bm5pbmcgdXNlcmZhdWx0ZmRfaHVnZXRsYgotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0K bnJfcGFnZXM6IDY0LCBucl9wYWdlc19wZXJfY3B1OiAzMgpib3VuY2VzOiAzMSwgbW9kZTogcm5k IHJhY2luZyB2ZXIgcG9sbCwgdXNlcmZhdWx0czogMTMgMTYKYm91bmNlczogMzAsIG1vZGU6IHJh Y2luZyB2ZXIgcG9sbCwgdXNlcmZhdWx0czogOCAxMgpib3VuY2VzOiAyOSwgbW9kZTogcm5kIHZl ciBwb2xsLCB1c2VyZmF1bHRzOiAxNyAxMwpib3VuY2VzOiAyOCwgbW9kZTogdmVyIHBvbGwsIHVz ZXJmYXVsdHM6IDcgOQpib3VuY2VzOiAyNywgbW9kZTogcm5kIHJhY2luZyBwb2xsLCB1c2VyZmF1 bHRzOiAxMiAxMwpib3VuY2VzOiAyNiwgbW9kZTogcmFjaW5nIHBvbGwsIHVzZXJmYXVsdHM6IDEx IDE4CmJvdW5jZXM6IDI1LCBtb2RlOiBybmQgcG9sbCwgdXNlcmZhdWx0czogMTYgMTcKYm91bmNl czogMjQsIG1vZGU6IHBvbGwsIHVzZXJmYXVsdHM6IDExIDkKYm91bmNlczogMjMsIG1vZGU6IHJu ZCByYWNpbmcgdmVyLCB1c2VyZmF1bHRzOiAxOCAxNApib3VuY2VzOiAyMiwgbW9kZTogcmFjaW5n IHZlciwgdXNlcmZhdWx0czogMTAgMTEKYm91bmNlczogMjEsIG1vZGU6IHJuZCB2ZXIsIHVzZXJm YXVsdHM6IDE3IDE3CmJvdW5jZXM6IDIwLCBtb2RlOiB2ZXIsIHVzZXJmYXVsdHM6IDE3IDIxCmJv dW5jZXM6IDE5LCBtb2RlOiBybmQgcmFjaW5nLCB1c2VyZmF1bHRzOiAyNSA5CmJvdW5jZXM6IDE4 LCBtb2RlOiByYWNpbmcsIHVzZXJmYXVsdHM6IDE0IDEwCmJvdW5jZXM6IDE3LCBtb2RlOiBybmQs IHVzZXJmYXVsdHM6IDI5IDYKYm91bmNlczogMTYsIG1vZGU6LCB1c2VyZmF1bHRzOiAyMSAxMApi b3VuY2VzOiAxNSwgbW9kZTogcm5kIHJhY2luZyB2ZXIgcG9sbCwgdXNlcmZhdWx0czogMTkgMTUK Ym91bmNlczogMTQsIG1vZGU6IHJhY2luZyB2ZXIgcG9sbCwgdXNlcmZhdWx0czogMTAgOApib3Vu Y2VzOiAxMywgbW9kZTogcm5kIHZlciBwb2xsLCB1c2VyZmF1bHRzOiAxNiAxMwpib3VuY2VzOiAx MiwgbW9kZTogdmVyIHBvbGwsIHVzZXJmYXVsdHM6IDkgOApib3VuY2VzOiAxMSwgbW9kZTogcm5k IHJhY2luZyBwb2xsLCB1c2VyZmF1bHRzOiAxMSAxNwpib3VuY2VzOiAxMCwgbW9kZTogcmFjaW5n IHBvbGwsIHVzZXJmYXVsdHM6IDggNApib3VuY2VzOiA5LCBtb2RlOiBybmQgcG9sbCwgdXNlcmZh dWx0czogMTUgNwpib3VuY2VzOiA4LCBtb2RlOiBwb2xsLCB1c2VyZmF1bHRzOiAxNiAxMwpib3Vu Y2VzOiA3LCBtb2RlOiBybmQgcmFjaW5nIHZlciwgdXNlcmZhdWx0czogMTYgMTIKYm91bmNlczog NiwgbW9kZTogcmFjaW5nIHZlciwgdXNlcmZhdWx0czogMTAgMTMKYm91bmNlczogNSwgbW9kZTog cm5kIHZlciwgdXNlcmZhdWx0czogMjIgMTUKYm91bmNlczogNCwgbW9kZTogdmVyLCB1c2VyZmF1 bHRzOiAxNiAxOQpib3VuY2VzOiAzLCBtb2RlOiBybmQgcmFjaW5nLCB1c2VyZmF1bHRzOiAxOCAx NApib3VuY2VzOiAyLCBtb2RlOiByYWNpbmcsIHVzZXJmYXVsdHM6IDggMwpib3VuY2VzOiAxLCBt b2RlOiBybmQsIHVzZXJmYXVsdHM6IDE5IDEyCmJvdW5jZXM6IDAsIG1vZGU6LCB1c2VyZmF1bHRz OiAxOCAxNwp0ZXN0aW5nIFVGRkRJT19aRVJPUEFHRTogZG9uZS4KdGVzdGluZyBzaWduYWwgZGVs aXZlcnk6IGRvbmUuCnRlc3RpbmcgZXZlbnRzIChmb3JrLCByZW1hcCwgcmVtb3ZlKTogdXNlcmZh dWx0czogNjQKW1BBU1NdCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KcnVubmluZyB1c2VyZmF1 bHRmZF9zaG1lbQotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCm5yX3BhZ2VzOiAzMjc2OCwgbnJf cGFnZXNfcGVyX2NwdTogMTYzODQKYm91bmNlczogMzEsIG1vZGU6IHJuZCByYWNpbmcgdmVyIHBv bGwsIHVzZXJmYXVsdHM6IDk1MiA0NjEzCmJvdW5jZXM6IDMwLCBtb2RlOiByYWNpbmcgdmVyIHBv bGwsIHVzZXJmYXVsdHM6IDU5NjUgOTMzCmJvdW5jZXM6IDI5LCBtb2RlOiBybmQgdmVyIHBvbGws IHVzZXJmYXVsdHM6IDQ2NTcgNDQ3NApib3VuY2VzOiAyOCwgbW9kZTogdmVyIHBvbGwsIHVzZXJm YXVsdHM6IDY3MzcgNjIxOQpib3VuY2VzOiAyNywgbW9kZTogcm5kIHJhY2luZyBwb2xsLCB1c2Vy ZmF1bHRzOiAxNTQwIDQ2MDgKYm91bmNlczogMjYsIG1vZGU6IHJhY2luZyBwb2xsLCB1c2VyZmF1 bHRzOiAyODI4IDU1NjAKYm91bmNlczogMjUsIG1vZGU6IHJuZCBwb2xsLCB1c2VyZmF1bHRzOiA0 NzI1IDU1ODYKYm91bmNlczogMjQsIG1vZGU6IHBvbGwsIHVzZXJmYXVsdHM6IDU1MjYgNDAzNgpi b3VuY2VzOiAyMywgbW9kZTogcm5kIHJhY2luZyB2ZXIsIHVzZXJmYXVsdHM6IDQzNzQgMzUyNQpi b3VuY2VzOiAyMiwgbW9kZTogcmFjaW5nIHZlciwgdXNlcmZhdWx0czogMzUzOSAzMDc2CmJvdW5j ZXM6IDIxLCBtb2RlOiBybmQgdmVyLCB1c2VyZmF1bHRzOiA1NTg5IDUyMDAKYm91bmNlczogMjAs IG1vZGU6IHZlciwgdXNlcmZhdWx0czogMjk5OSAyNjI5CmJvdW5jZXM6IDE5LCBtb2RlOiBybmQg cmFjaW5nLCB1c2VyZmF1bHRzOiAzNDU2IDQxMTQKYm91bmNlczogMTgsIG1vZGU6IHJhY2luZywg dXNlcmZhdWx0czogNTMwOSA0Mjc5CmJvdW5jZXM6IDE3LCBtb2RlOiBybmQsIHVzZXJmYXVsdHM6 IDQ2NjAgNDkzNApib3VuY2VzOiAxNiwgbW9kZTosIHVzZXJmYXVsdHM6IDQ1NTQgNDAyNgpib3Vu Y2VzOiAxNSwgbW9kZTogcm5kIHJhY2luZyB2ZXIgcG9sbCwgdXNlcmZhdWx0czogMjY1MSAzMTY1 CmJvdW5jZXM6IDE0LCBtb2RlOiByYWNpbmcgdmVyIHBvbGwsIHVzZXJmYXVsdHM6IDEyMzMgMTQy Mgpib3VuY2VzOiAxMywgbW9kZTogcm5kIHZlciBwb2xsLCB1c2VyZmF1bHRzOiA0NjYyIDQ5MDgK Ym91bmNlczogMTIsIG1vZGU6IHZlciBwb2xsLCB1c2VyZmF1bHRzOiA2NzM5IDY1MTMKYm91bmNl czogMTEsIG1vZGU6IHJuZCByYWNpbmcgcG9sbCwgdXNlcmZhdWx0czogNDMzOSAyNTI5CmJvdW5j ZXM6IDEwLCBtb2RlOiByYWNpbmcgcG9sbCwgdXNlcmZhdWx0czogNTU0MiAxODE3CmJvdW5jZXM6 IDksIG1vZGU6IHJuZCBwb2xsLCB1c2VyZmF1bHRzOiA0OTgwIDU2NTUKYm91bmNlczogOCwgbW9k ZTogcG9sbCwgdXNlcmZhdWx0czogNDA0OSA0MjA1CmJvdW5jZXM6IDcsIG1vZGU6IHJuZCByYWNp bmcgdmVyLCB1c2VyZmF1bHRzOiA0MjM1IDMzNTMKYm91bmNlczogNiwgbW9kZTogcmFjaW5nIHZl ciwgdXNlcmZhdWx0czogNDk3NCA0NTcwCmJvdW5jZXM6IDUsIG1vZGU6IHJuZCB2ZXIsIHVzZXJm YXVsdHM6IDQ2NDcgNDYwOApib3VuY2VzOiA0LCBtb2RlOiB2ZXIsIHVzZXJmYXVsdHM6IDYzMjIg NjM2NQpib3VuY2VzOiAzLCBtb2RlOiBybmQgcmFjaW5nLCB1c2VyZmF1bHRzOiA2MzI2IDIzMTYK Ym91bmNlczogMiwgbW9kZTogcmFjaW5nLCB1c2VyZmF1bHRzOiA0MzI1IDM4NDAKYm91bmNlczog MSwgbW9kZTogcm5kLCB1c2VyZmF1bHRzOiA1MzQ4IDUzMTcKYm91bmNlczogMCwgbW9kZTosIHVz ZXJmYXVsdHM6IDczMTkgNzMyMQp0ZXN0aW5nIFVGRkRJT19aRVJPUEFHRTogZG9uZS4KdGVzdGlu ZyBzaWduYWwgZGVsaXZlcnk6IGRvbmUuCnRlc3RpbmcgZXZlbnRzIChmb3JrLCByZW1hcCwgcmVt b3ZlKTogdXNlcmZhdWx0czogMzI3NjgKW1BBU1NdCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCnJ1 bm5pbmcgY29tcGFjdGlvbl90ZXN0Ci0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCltpZ25vcmVkX2J5 X2xrcF0KW1BBU1NdCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KcnVubmluZyBvbi1mYXVsdC1saW1p dAotLS0tLS0tLS0tLS0tLS0tLS0tLS0tCltQQVNTXQotLS0tLS0tLS0tLS0tLS0tLS0tLQpydW5u aW5nIG1hcF9wb3B1bGF0ZQotLS0tLS0tLS0tLS0tLS0tLS0tLQpbUEFTU10KLS0tLS0tLS0tLS0t LS0tLS0tLS0KcnVubmluZyBtbG9jazItdGVzdHMKLS0tLS0tLS0tLS0tLS0tLS0tLS0KRmFpbGVk IHRvIG1ha2UgZmF1bHRlZCBwYWdlIHVuZXZpY3RhYmxlCkZhaWxlZCB0byBtYWtlIGZhdWx0ZWQg cGFnZSB1bmV2aWN0YWJsZQpGYWlsZWQgdG8gbWFrZSBwcmVzZW50IHBhZ2UgdW5ldmljdGFibGUK W0ZBSUxdCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCnJ1bm5pbmcgdmlydHVhbF9hZGRy ZXNzX3JhbmdlCi0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCltQQVNTXQotLS0tLS0tLS0t LS0tLS0tLS0tLS0tLS0tLS0tLQpydW5uaW5nIHZpcnR1YWwgYWRkcmVzcyAxMjhUQiBzd2l0Y2gg dGVzdAotLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQpbaWdub3JlZF9ieV9sa3BdCltQQVNT XQpub3Qgb2sgMS4uMSBzZWxmdGVzdHM6IHZtOiBydW5fdm10ZXN0cyBbRkFJTF0KbWFrZTogTGVh dmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02 MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2Vs ZnRlc3RzL3ZtJwp3YXRjaGRvZyB0ZXN0OiBub3QgaW4gTWFrZWZpbGUKMjAxOS0wMi0xNyAyMDoy ODo1NiBtYWtlIFRBUkdFVFM9d2F0Y2hkb2cKbWFrZVsxXTogRW50ZXJpbmcgZGlyZWN0b3J5ICcv dXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBm YTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy93YXRjaGRvZycK Z2NjICAgICB3YXRjaGRvZy10ZXN0LmMgIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82 NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xz L3Rlc3Rpbmcvc2VsZnRlc3RzL3dhdGNoZG9nL3dhdGNoZG9nLXRlc3QKbWFrZVsxXTogTGVhdmlu ZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIx MTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRl c3RzL3dhdGNoZG9nJwppZ25vcmVkX2J5X2xrcCB3YXRjaGRvZyB0ZXN0Cmlnbm9yZWRfYnlfbGtw IHg4Ni5tb3Zfc3NfdHJhcCB0ZXN0CgoyMDE5LTAyLTE3IDIwOjI4OjU2IG1ha2UgcnVuX3Rlc3Rz IC1DIHg4NgptYWtlOiBFbnRlcmluZyBkaXJlY3RvcnkgJy91c3Ivc3JjL3BlcmZfc2VsZnRlc3Rz LXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkx L3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4NicKZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9z ZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1 NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3NpbmdsZV9zdGVwX3N5c2NhbGxf MzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8z MiAtRENBTl9CVUlMRF82NCBzaW5nbGVfc3RlcF9zeXNjYWxsLmMgLWxydCAtbGRsIC1sbQpnY2Mg LW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2Fl ODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94 ODYvc3lzcmV0X3NzX2F0dHJzXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1u by1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgc3lzcmV0X3NzX2F0dHJzLmMgLWxy dCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhl bC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0 aW5nL3NlbGZ0ZXN0cy94ODYvc3lzY2FsbF9udF8zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVh ZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHN5c2NhbGxfbnQu YyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82 NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xz L3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X21yZW1hcF92ZHNvXzMyIC1PMiAtZyAtc3RkPWdu dTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQg dGVzdF9tcmVtYXBfdmRzby5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVy Zl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIy ZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L2NoZWNrX2luaXRpYWxfcmVn X3N0YXRlXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLVdsLC1l cmVhbF9zdGFydCAtc3RhdGljIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IGNoZWNrX2lu aXRpYWxfcmVnX3N0YXRlLmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJm X3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJl MzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc2lncmV0dXJuXzMyIC1PMiAt ZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5f QlVJTERfNjQgc2lncmV0dXJuLmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9w ZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcx MjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvaW9wbF8zMiAtTzIgLWcg LXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JV SUxEXzY0IGlvcGwuYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2Vs ZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4 MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9tcHgtbWluaS10ZXN0XzMyIC1PMiAt ZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5f QlVJTERfNjQgbXB4LW1pbmktdGVzdC5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9z cmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZk MTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L2lvcGVybV8zMiAt TzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1E Q0FOX0JVSUxEXzY0IGlvcGVybS5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMv cGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3 MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Byb3RlY3Rpb25fa2V5 c18zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxE XzMyIC1EQ0FOX0JVSUxEXzY0IHByb3RlY3Rpb25fa2V5cy5jIC1scnQgLWxkbCAtbG0KZ2NjIC1t MzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2 ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2 L3Rlc3RfdmRzb18zMiAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1E Q0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHRlc3RfdmRzby5jIC1scnQgLWxkbCAtbG0KZ2Nj IC1tMzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNh ZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMv eDg2L3Rlc3RfdnN5c2NhbGxfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5v LXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCB0ZXN0X3ZzeXNjYWxsLmMgLWxydCAt bGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03 LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5n L3NlbGZ0ZXN0cy94ODYvZW50cnlfZnJvbV92bTg2XzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhy ZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgZW50cnlfZnJv bV92bTg2LmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0 cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5 MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc3lzY2FsbF9hcmdfZmF1bHRfMzIgLU8yIC1n IC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9C VUlMRF82NCBzeXNjYWxsX2FyZ19mYXVsdC5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vz ci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1 MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3Rfc3lz Y2FsbF92ZHNvXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURD QU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVzdF9zeXNjYWxsX3Zkc28uYyB0aHVua3NfMzIu UyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82 NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xz L3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni91bndpbmRfdmRzb18zMiAtTzIgLWcgLXN0ZD1nbnU5OSAt cHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHVud2lu ZF92ZHNvLmMgLWxydCAtbGRsIC1sbQpnY2MgLW0zMiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0 cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5 MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvdGVzdF9GQ01PVl8zMiAtTzIgLWcgLXN0ZD1n bnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0 IHRlc3RfRkNNT1YuYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Ivc3JjL3BlcmZfc2Vs ZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4 MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X0ZDT01JXzMyIC1PMiAtZyAt c3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJ TERfNjQgdGVzdF9GQ09NSS5jIC1scnQgLWxkbCAtbG0KZ2NjIC1tMzIgLW8gL3Vzci9zcmMvcGVy Zl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIy ZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3Rlc3RfRklTVFRQXzMyIC1P MiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURD QU5fQlVJTERfNjQgdGVzdF9GSVNUVFAuYyAtbHJ0IC1sZGwgLWxtCmdjYyAtbTMyIC1vIC91c3Iv c3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBm ZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni92ZHNvX3Jlc3Rv cmVyXzMyIC1PMiAtZyAtc3RkPWdudTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJ TERfMzIgLURDQU5fQlVJTERfNjQgdmRzb19yZXN0b3Jlci5jIC1scnQgLWxkbCAtbG0KZ2NjIC1t MzIgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2 ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2 L2xkdF9nZHRfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENB Tl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBsZHRfZ2R0LmMgLWxydCAtbGRsIC1sbQpnY2MgLW0z MiAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZl Y2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYv cHRyYWNlX3N5c2NhbGxfMzIgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBp ZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBwdHJhY2Vfc3lzY2FsbC5jIHJhd19zeXNj YWxsX2hlbHBlcl8zMi5TIC1scnQgLWxkbCAtbG0KZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9z ZWxmdGVzdHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1 NjgxNTY5OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3NpbmdsZV9zdGVwX3N5c2NhbGxf NjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8z MiAtRENBTl9CVUlMRF82NCBzaW5nbGVfc3RlcF9zeXNjYWxsLmMgLWxydCAtbGRsCmdjYyAtbTY0 IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVj YjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9z eXNyZXRfc3NfYXR0cnNfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBp ZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBzeXNyZXRfc3NfYXR0cnMuYyB0aHVua3Mu UyAtbHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJo ZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVz dGluZy9zZWxmdGVzdHMveDg2L3N5c2NhbGxfbnRfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBzeXNjYWxsX250 LmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82NC1y aGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xzL3Rl c3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X21yZW1hcF92ZHNvXzY0IC1PMiAtZyAtc3RkPWdudTk5 IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVz dF9tcmVtYXBfdmRzby5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0 ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1 Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvY2hlY2tfaW5pdGlhbF9yZWdfc3RhdGVf NjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtV2wsLWVyZWFsX3N0 YXJ0IC1zdGF0aWMgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgY2hlY2tfaW5pdGlhbF9y ZWdfc3RhdGUuYyAtbHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMt eDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEv dG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L3NpZ3JldHVybl82NCAtTzIgLWcgLXN0ZD1nbnU5 OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHNp Z3JldHVybi5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14 ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90 b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvaW9wbF82NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRo cmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IGlvcGwuYyAt bHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwt Ny4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGlu Zy9zZWxmdGVzdHMveDg2L21weC1taW5pLXRlc3RfNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBtcHgtbWluaS10 ZXN0LmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4Nl82 NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rvb2xz L3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9pb3Blcm1fNjQgLU8yIC1nIC1zdGQ9Z251OTkgLXB0aHJl YWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBpb3Blcm0uYyAt bHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwt Ny4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGlu Zy9zZWxmdGVzdHMveDg2L3Byb3RlY3Rpb25fa2V5c182NCAtTzIgLWcgLXN0ZD1nbnU5OSAtcHRo cmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0IHByb3RlY3Rp b25fa2V5cy5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0cy14 ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5MS90 b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvdGVzdF92ZHNvXzY0IC1PMiAtZyAtc3RkPWdudTk5 IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQgdGVz dF92ZHNvLmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4 Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rv b2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni90ZXN0X3ZzeXNjYWxsXzY0IC1PMiAtZyAtc3RkPWdu dTk5IC1wdGhyZWFkIC1XYWxsIC1uby1waWUgLURDQU5fQlVJTERfMzIgLURDQU5fQlVJTERfNjQg dGVzdF92c3lzY2FsbC5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0 ZXN0cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1 Njk5MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvZnNnc2Jhc2VfNjQgLU8yIC1nIC1zdGQ9 Z251OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82 NCBmc2dzYmFzZS5jIC1scnQgLWxkbApnY2MgLW02NCAtbyAvdXNyL3NyYy9wZXJmX3NlbGZ0ZXN0 cy14ODZfNjQtcmhlbC03LjItNjBiMTE5Y2FlODZlY2IzMDBmYTUwZmQxMDcxMjJlMzU2ODE1Njk5 MS90b29scy90ZXN0aW5nL3NlbGZ0ZXN0cy94ODYvc3lzcmV0X3JpcF82NCAtTzIgLWcgLXN0ZD1n bnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0 IHN5c3JldF9yaXAuYyAtbHJ0IC1sZGwKZ2NjIC1tNjQgLW8gL3Vzci9zcmMvcGVyZl9zZWxmdGVz dHMteDg2XzY0LXJoZWwtNy4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5 OTEvdG9vbHMvdGVzdGluZy9zZWxmdGVzdHMveDg2L2xkdF9nZHRfNjQgLU8yIC1nIC1zdGQ9Z251 OTkgLXB0aHJlYWQgLVdhbGwgLW5vLXBpZSAtRENBTl9CVUlMRF8zMiAtRENBTl9CVUlMRF82NCBs ZHRfZ2R0LmMgLWxydCAtbGRsCmdjYyAtbTY0IC1vIC91c3Ivc3JjL3BlcmZfc2VsZnRlc3RzLXg4 Nl82NC1yaGVsLTcuMi02MGIxMTljYWU4NmVjYjMwMGZhNTBmZDEwNzEyMmUzNTY4MTU2OTkxL3Rv b2xzL3Rlc3Rpbmcvc2VsZnRlc3RzL3g4Ni9wdHJhY2Vfc3lzY2FsbF82NCAtTzIgLWcgLXN0ZD1n bnU5OSAtcHRocmVhZCAtV2FsbCAtbm8tcGllIC1EQ0FOX0JVSUxEXzMyIC1EQ0FOX0JVSUxEXzY0 IHB0cmFjZV9zeXNjYWxsLmMgLWxydCAtbGRsClRBUCB2ZXJzaW9uIDEzCnNlbGZ0ZXN0czogeDg2 OiBzaW5nbGVfc3RlcF9zeXNjYWxsXzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT0KW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBub3AKW09LXQlTdXJ2aXZlZCB3aXRoIFRG IHNldCBhbmQgMTQgdHJhcHMKW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBpbnQ4MApbT0tdCVN1cnZp dmVkIHdpdGggVEYgc2V0IGFuZCAxNCB0cmFwcwpbUlVOXQlTZXQgVEYgYW5kIGNoZWNrIGEgZmFz dCBzeXNjYWxsCltPS10JU3Vydml2ZWQgd2l0aCBURiBzZXQgYW5kIDQzIHRyYXBzCltSVU5dCUZh c3Qgc3lzY2FsbCB3aXRoIFRGIGNsZWFyZWQKW09LXQlOb3RoaW5nIHVuZXhwZWN0ZWQgaGFwcGVu ZWQKb2sgMS4uMSBzZWxmdGVzdHM6IHg4Njogc2luZ2xlX3N0ZXBfc3lzY2FsbF8zMiBbUEFTU10K c2VsZnRlc3RzOiB4ODY6IHN5c3JldF9zc19hdHRyc18zMgo9PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09CltSVU5dCVN5c2NhbGxzIGZvbGxvd2VkIGJ5IFNTIHZhbGlkYXRp b24KW09LXQlXZSBzdXJ2aXZlZApvayAxLi4yIHNlbGZ0ZXN0czogeDg2OiBzeXNyZXRfc3NfYXR0 cnNfMzIgW1BBU1NdCnNlbGZ0ZXN0czogeDg2OiBzeXNjYWxsX250XzMyCj09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT0KW1JVTl0JU2V0IE5UIGFuZCBpc3N1ZSBhIHN5c2Nh bGwKW09LXQlUaGUgc3lzY2FsbCB3b3JrZWQgYW5kIGZsYWdzIGFyZSBzdGlsbCBzZXQKW1JVTl0J U2V0IE5UfFRGIGFuZCBpc3N1ZSBhIHN5c2NhbGwKW09LXQlUaGUgc3lzY2FsbCB3b3JrZWQgYW5k IGZsYWdzIGFyZSBzdGlsbCBzZXQKb2sgMS4uMyBzZWxmdGVzdHM6IHg4Njogc3lzY2FsbF9udF8z MiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IHRlc3RfbXJlbWFwX3Zkc29fMzIKPT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PQoJQVRfU1lTSU5GT19FSERSIGlzIDB4ZjdmMGEw MDAKW05PVEVdCU1vdmluZyB2RFNPOiBbMHhmN2YwYTAwMCwgMHhmN2YwYjAwMF0gLT4gWzB4Zjdm MzIwMDAsIDB4ZjdmMzMwMDBdCltPS10Kb2sgMS4uNCBzZWxmdGVzdHM6IHg4NjogdGVzdF9tcmVt YXBfdmRzb18zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IGNoZWNrX2luaXRpYWxfcmVnX3N0YXRl XzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KW09LXQlBbGwgR1BS cyBleGNlcHQgU1AgYXJlIDAKW09LXQlGTEFHUyBpcyAweDIwMgpvayAxLi41IHNlbGZ0ZXN0czog eDg2OiBjaGVja19pbml0aWFsX3JlZ19zdGF0ZV8zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IHNp Z3JldHVybl8zMgo9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CltPS10J c2V0X3RocmVhZF9hcmVhIHJlZnVzZWQgMTYtYml0IGRhdGEKW09LXQlzZXRfdGhyZWFkX2FyZWEg cmVmdXNlZCAxNi1iaXQgZGF0YQpbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDY0LWJpdCBDUyAoMzMp LCAzMi1iaXQgU1MgKDJiLCBHRFQpCltPS10JYWxsIHJlZ2lzdGVycyBva2F5CltSVU5dCVZhbGlk IHNpZ3JldHVybjogMzItYml0IENTICgyMyksIDMyLWJpdCBTUyAoMmIsIEdEVCkKW09LXQlhbGwg cmVnaXN0ZXJzIG9rYXkKW1JVTl0JVmFsaWQgc2lncmV0dXJuOiAxNi1iaXQgQ1MgKDM3KSwgMzIt Yml0IFNTICgyYiwgR0RUKQpbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbUlVOXQlWYWxpZCBzaWdy ZXR1cm46IDY0LWJpdCBDUyAoMzMpLCAxNi1iaXQgU1MgKDNmKQpbT0tdCWFsbCByZWdpc3RlcnMg b2theQpbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDMyLWJpdCBDUyAoMjMpLCAxNi1iaXQgU1MgKDNm KQpbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbUlVOXQlWYWxpZCBzaWdyZXR1cm46IDE2LWJpdCBD UyAoMzcpLCAxNi1iaXQgU1MgKDNmKQpbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbUlVOXQk2NC1i aXQgQ1MgKDMzKSwgYm9ndXMgU1MgKDQ3KQpbT0tdCUdvdCAjR1AoMHgwKSAoaS5lLiBTZWdtZW50 YXRpb24gZmF1bHQpCltSVU5dCTMyLWJpdCBDUyAoMjMpLCBib2d1cyBTUyAoNDcpCltPS10JR290 ICNHUCgweDApIChpLmUuIFNlZ21lbnRhdGlvbiBmYXVsdCkKW1JVTl0JMTYtYml0IENTICgzNyks IGJvZ3VzIFNTICg0NykKW09LXQlHb3QgI0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZhdWx0 KQpbUlVOXQk2NC1iaXQgQ1MgKDMzKSwgYm9ndXMgU1MgKDIzKQpbT0tdCUdvdCAjR1AoMHgyMCkg KGkuZS4gR0RUIGluZGV4IDQsIFNlZ21lbnRhdGlvbiBmYXVsdCkKW1JVTl0JMzItYml0IENTICgy MyksIGJvZ3VzIFNTICgyMykKW09LXQlHb3QgI0dQKDB4MjApIChpLmUuIEdEVCBpbmRleCA0LCBT ZWdtZW50YXRpb24gZmF1bHQpCltSVU5dCTE2LWJpdCBDUyAoMzcpLCBib2d1cyBTUyAoMjMpCltP S10JR290ICNHUCgweDIwKSAoaS5lLiBHRFQgaW5kZXggNCwgU2VnbWVudGF0aW9uIGZhdWx0KQpb UlVOXQkzMi1iaXQgQ1MgKDRmKSwgYm9ndXMgU1MgKDJiKQpbT0tdCUdvdCAjTlAoMHg0YykgKGku ZS4gTERUIGluZGV4IDksIEJ1cyBlcnJvcikKW1JVTl0JMzItYml0IENTICgyMyksIGJvZ3VzIFNT ICg1NykKW09LXQlHb3QgI0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZhdWx0KQpvayAxLi42 IHNlbGZ0ZXN0czogeDg2OiBzaWdyZXR1cm5fMzIgW1BBU1NdCnNlbGZ0ZXN0czogeDg2OiBpb3Bs XzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KCWNoaWxkOiBzZXQg SU9QTCB0byAzCltSVU5dCWNoaWxkOiB3cml0ZSB0byAweDgwCltPS10JQ2hpbGQgc3VjY2VlZGVk CltSVU5dCXBhcmVudDogd3JpdGUgdG8gMHg4MCAoc2hvdWxkIGZhaWwpCltPS10Jd3JpdGUgd2Fz IGRlbmllZAoJaW9wbCgzKQoJRHJvcCBwcml2aWxlZ2VzCltSVU5dCWlvcGwoMykgdW5wcml2aWxl Z2VkIGJ1dCB3aXRoIElPUEw9PTMKW1JVTl0JaW9wbCgwKSB1bnByaXZpbGVnZWQKW1JVTl0JaW9w bCgzKSB1bnByaXZpbGVnZWQKW09LXQlGYWlsZWQgYXMgZXhwZWN0ZWQKb2sgMS4uNyBzZWxmdGVz dHM6IHg4NjogaW9wbF8zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IG1weC1taW5pLXRlc3RfMzIK PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpwcm9jZXNzb3IgbGFja3Mg TVBYIFhTVEFURShzKSwgY2FuIG5vdCBydW4gTVBYIHRlc3RzClhTQVZFIGlzIHN1cHBvcnRlZCBi eSBIVyAmIE9TClhTQVZFIHByb2Nlc3NvciBzdXBwb3J0ZWQgc3RhdGUgbWFzazogMHg3ClhTQVZF IE9TIHN1cHBvcnRlZCBzdGF0ZSBtYXNrOiAweDcKb2sgMS4uOCBzZWxmdGVzdHM6IHg4NjogbXB4 LW1pbmktdGVzdF8zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IGlvcGVybV8zMgo9PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CltPS10Jb3V0YiB0byAweDgwIGZhaWxlZApb T0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKW1JVTl0JZW5hYmxlIDB4ODAKW09LXQlvdXRiIHRvIDB4 ODAgd29ya2VkCltPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbUlVOXQlkaXNhYmxlIDB4ODAKW09L XQlvdXRiIHRvIDB4ODAgZmFpbGVkCltPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbUlVOXQljaGls ZDogY2hlY2sgdGhhdCB3ZSBpbmhlcml0ZWQgcGVybWlzc2lvbnMKW09LXQlvdXRiIHRvIDB4ODAg d29ya2VkCltPS10Jb3V0YiB0byAweGVkIGZhaWxlZApbT0tdCW91dGIgdG8gMHg4MCBmYWlsZWQK W09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCltSVU5dCWVuYWJsZSAweDgwCltPS10Jb3V0YiB0byAw eDgwIHdvcmtlZApbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKW1JVTl0JZGlzYWJsZSAweDgwCltP S10Jb3V0YiB0byAweDgwIGZhaWxlZApbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKW09LXQlDaGls ZCBzdWNjZWVkZWQKCURyb3AgcHJpdmlsZWdlcwpbUlVOXQlkaXNhYmxlIDB4ODAKW09LXQlpdCB3 b3JrZWQKW1JVTl0JZW5hYmxlIDB4ODAgYWdhaW4KW09LXQlpdCBmYWlsZWQKb2sgMS4uOSBzZWxm dGVzdHM6IHg4NjogaW9wZXJtXzMyIFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogcHJvdGVjdGlvbl9r ZXlzXzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KaGFzIHBrdTog MApydW5uaW5nIFBLRVkgdGVzdHMgZm9yIHVuc3VwcG9ydGVkIENQVS9PUwpvayAxLi4xMCBzZWxm dGVzdHM6IHg4NjogcHJvdGVjdGlvbl9rZXlzXzMyIFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogdGVz dF92ZHNvXzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KV2Fybmlu ZzogZmFpbGVkIHRvIGZpbmQgZ2V0Y3B1IGluIHZEU08KW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0 aW1lIGZvciBjbG9jayBDTE9DS19SRUFMVElNRSAoMCkuLi4KCTE1NTA0MDY1NDMuNzYwNjg2OTA4 IDE1NTA0MDY1NDMuNzYwNjkxODgyIDE1NTA0MDY1NDMuNzYwNjkyNDI3CltSVU5dCVRlc3Rpbmcg Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfTU9OT1RPTklDICgxKS4uLgoJNjIwLjQ0MjE0 ODQ2OSA2MjAuNDQyMTQ4ODMzIDYyMC40NDIxNDkyNTEKW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0 aW1lIGZvciBjbG9jayBDTE9DS19QUk9DRVNTX0NQVVRJTUVfSUQgKDIpLi4uCgkwLjAwMDcyOTY2 OSAwLjAwMDczMDUxNiAwLjAwMDczMTIyNQpbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9y IGNsb2NrIENMT0NLX1RIUkVBRF9DUFVUSU1FX0lEICgzKS4uLgoJMC4wMDA3MzQyMDIgMC4wMDA3 MzQ4NjEgMC4wMDA3MzU1NTIKW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBD TE9DS19NT05PVE9OSUNfUkFXICg0KS4uLgoJNjIwLjA5MjEzODAzNyA2MjAuMDkyMTM4NjQ1IDYy MC4wOTIxMzkzMDcKW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19S RUFMVElNRV9DT0FSU0UgKDUpLi4uCgkxNTUwNDA2NTQzLjc2MDQ0NjYzOSAxNTUwNDA2NTQzLjc2 MDQ0NjYzOSAxNTUwNDA2NTQzLjc2MDQ0NjYzOQpbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUg Zm9yIGNsb2NrIENMT0NLX01PTk9UT05JQ19DT0FSU0UgKDYpLi4uCgk2MjAuNDQxODk4NjM4IDYy MC40NDE4OTg2MzggNjIwLjQ0MTg5ODYzOApbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9y IGNsb2NrIENMT0NLX0JPT1RUSU1FICg3KS4uLgoJNjIwLjQ0MjE2OTg2OSA2MjAuNDQyMTcwNDk5 IDYyMC40NDIxNzExMTIKW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9D S19SRUFMVElNRV9BTEFSTSAoOCkuLi4KCTE1NTA0MDY1NDMuNzYwNzI5NzgwIDE1NTA0MDY1NDMu NzYwNzMwNDczIDE1NTA0MDY1NDMuNzYwNzMxMjEwCltSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0dGlt ZSBmb3IgY2xvY2sgQ0xPQ0tfQk9PVFRJTUVfQUxBUk0gKDkpLi4uCgk2MjAuNDQyMTg1NTExIDYy MC40NDIxODYyMDQgNjIwLjQ0MjE4NjkwOQpbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9y IGNsb2NrIENMT0NLX1NHSV9DWUNMRSAoMTApLi4uCltPS10JTm8gc3VjaCBjbG9jay4KW1JVTl0J VGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19UQUkgKDExKS4uLgoJMTU1MDQw NjU0My43NjA3NDAwMTggMTU1MDQwNjU0My43NjA3NDAzNzUgMTU1MDQwNjU0My43NjA3NDA3NjkK W1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBpbnZhbGlkICgtMSkuLi4KW09L XQlObyBzdWNoIGNsb2NrLgpbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIGlu dmFsaWQgKC0yMTQ3NDgzNjQ4KS4uLgpbT0tdCU5vIHN1Y2ggY2xvY2suCltSVU5dCVRlc3Rpbmcg Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgaW52YWxpZCAoMjE0NzQ4MzY0NykuLi4KW09LXQlObyBz dWNoIGNsb2NrLgpbUlVOXQlUZXN0aW5nIGdldHRpbWVvZmRheS4uLgoJMTU1MDQwNjU0My43NjA3 NDggMTU1MDQwNjU0My43NjA3NDggMTU1MDQwNjU0My43NjA3NDkKW09LXQl0aW1lem9uZXMgbWF0 Y2g6IG1pbnV0ZXN3ZXN0PS00ODAsIGRzdHRpbWU9MApbUlVOXQlUZXN0aW5nIGdldGNwdS4uLgpb T0tdCUNQVSAwOiBzeXNjYWxsOiBjcHUgMCwgbm9kZSAwCltPS10JQ1BVIDE6IHN5c2NhbGw6IGNw dSAxLCBub2RlIDAKb2sgMS4uMTEgc2VsZnRlc3RzOiB4ODY6IHRlc3RfdmRzb18zMiBbUEFTU10K c2VsZnRlc3RzOiB4ODY6IHRlc3RfdnN5c2NhbGxfMzIKPT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PQpbTk9URV0JZmFpbGVkIHRvIGZpbmQgZ2V0Y3B1IGluIHZEU08KW1JV Tl0JdGVzdCBnZXR0aW1lb2ZkYXkoKQoJdkRTTyB0aW1lIG9mZnNldHM6IDAuMDAwMDA1IDAuMDAw MDAwCltPS10JdkRTTyBnZXR0aW1lb2ZkYXkoKSdzIHRpbWV2YWwgd2FzIG9rYXkKW1JVTl0JdGVz dCB0aW1lKCkKW09LXQl2RFNPIHRpbWUoKSBpcyBva2F5CltSVU5dCWdldGNwdSgpIG9uIENQVSAw CltSVU5dCWdldGNwdSgpIG9uIENQVSAxCm9rIDEuLjEyIHNlbGZ0ZXN0czogeDg2OiB0ZXN0X3Zz eXNjYWxsXzMyIFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogZW50cnlfZnJvbV92bTg2XzMyCj09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KW1JVTl0JI0JSIGZyb20gdm04NiBt b2RlCltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKW1JVTl0JU1lTRU5URVIgZnJvbSB2bTg2IG1v ZGUKW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbUlVOXQlTWVNDQUxMIGZyb20gdm04NiBtb2Rl CltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKW1JVTl0JU1RJIHdpdGggVklQIHNldCBmcm9tIHZt ODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltSVU5dCVBPUEYgd2l0aCBWSVAgc2V0 IGFuZCBJRiBjbGVhciBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltS VU5dCVBPUEYgd2l0aCBWSVAgYW5kIElGIHNldCBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBu b3Qgc3VwcG9ydGVkCltSVU5dCVBPUEYgd2l0aCBWSVAgY2xlYXIgYW5kIElGIHNldCBmcm9tIHZt ODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltSVU5dCUlOVDMgZnJvbSB2bTg2IG1v ZGUKW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbUlVOXQlpbnQ4MCBmcm9tIHZtODYgbW9kZQpb U0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltSVU5dCVVNSVAgdGVzdHMgZnJvbSB2bTg2IG1vZGUK W1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbSU5GT10JUmVzdWx0IGZyb20gU01TVzpbMHgwMDAw XQpbSU5GT10JUmVzdWx0IGZyb20gU0lEVDogbGltaXRbMHgwMDAwXWJhc2VbMHgwMDAwMDAwMF0K W0lORk9dCVJlc3VsdCBmcm9tIFNHRFQ6IGxpbWl0WzB4MDAwMF1iYXNlWzB4MDAwMDAwMDBdCltQ QVNTXQlBbGwgdGhlIHJlc3VsdHMgZnJvbSBTTVNXIGFyZSBpZGVudGljYWwuCltQQVNTXQlBbGwg dGhlIHJlc3VsdHMgZnJvbSBTR0RUIGFyZSBpZGVudGljYWwuCltQQVNTXQlBbGwgdGhlIHJlc3Vs dHMgZnJvbSBTSURUIGFyZSBpZGVudGljYWwuCltSVU5dCVNUUiBpbnN0cnVjdGlvbiBmcm9tIHZt ODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltSVU5dCVNMRFQgaW5zdHJ1Y3Rpb24g ZnJvbSB2bTg2IG1vZGUKW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbUlVOXQlFeGVjdXRlIG51 bGwgcG9pbnRlciBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCm9rIDEu LjEzIHNlbGZ0ZXN0czogeDg2OiBlbnRyeV9mcm9tX3ZtODZfMzIgW1BBU1NdCnNlbGZ0ZXN0czog eDg2OiBzeXNjYWxsX2FyZ19mYXVsdF8zMgo9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09CltSVU5dCVNZU0VOVEVSIHdpdGggaW52YWxpZCBzdGF0ZQpbT0tdCVNlZW1zIG9r YXkKW1JVTl0JU1lTQ0FMTCB3aXRoIGludmFsaWQgc3RhdGUKW1NLSVBdCUlsbGVnYWwgaW5zdHJ1 Y3Rpb24Kb2sgMS4uMTQgc2VsZnRlc3RzOiB4ODY6IHN5c2NhbGxfYXJnX2ZhdWx0XzMyIFtQQVNT XQpbUlVOXQkjQlIgZnJvbSB2bTg2IG1vZGUKW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbUlVO XQlTWVNFTlRFUiBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltSVU5d CVNZU0NBTEwgZnJvbSB2bTg2IG1vZGUKW1NLSVBdCXZtODYgbm90IHN1cHBvcnRlZApbUlVOXQlT VEkgd2l0aCBWSVAgc2V0IGZyb20gdm04NiBtb2RlCltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQK W1JVTl0JUE9QRiB3aXRoIFZJUCBzZXQgYW5kIElGIGNsZWFyIGZyb20gdm04NiBtb2RlCltTS0lQ XQl2bTg2IG5vdCBzdXBwb3J0ZWQKW1JVTl0JUE9QRiB3aXRoIFZJUCBhbmQgSUYgc2V0IGZyb20g dm04NiBtb2RlCltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKW1JVTl0JUE9QRiB3aXRoIFZJUCBj bGVhciBhbmQgSUYgc2V0IGZyb20gdm04NiBtb2RlCltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQK W1JVTl0JSU5UMyBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltSVU5d CWludDgwIGZyb20gdm04NiBtb2RlCltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQKW1JVTl0JVU1J UCB0ZXN0cyBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3VwcG9ydGVkCltJTkZPXQlS ZXN1bHQgZnJvbSBTTVNXOlsweDAwMDBdCltJTkZPXQlSZXN1bHQgZnJvbSBTSURUOiBsaW1pdFsw eDAwMDBdYmFzZVsweDAwMDAwMDAwXQpbSU5GT10JUmVzdWx0IGZyb20gU0dEVDogbGltaXRbMHgw MDAwXWJhc2VbMHgwMDAwMDAwMF0KW1BBU1NdCUFsbCB0aGUgcmVzdWx0cyBmcm9tIFNNU1cgYXJl IGlkZW50aWNhbC4KW1BBU1NdCUFsbCB0aGUgcmVzdWx0cyBmcm9tIFNHRFQgYXJlIGlkZW50aWNh bC4KW1BBU1NdCUFsbCB0aGUgcmVzdWx0cyBmcm9tIFNJRFQgYXJlIGlkZW50aWNhbC4KW1JVTl0J U1RSIGluc3RydWN0aW9uIGZyb20gdm04NiBtb2RlCltTS0lQXQl2bTg2IG5vdCBzdXBwb3J0ZWQK W1JVTl0JU0xEVCBpbnN0cnVjdGlvbiBmcm9tIHZtODYgbW9kZQpbU0tJUF0Jdm04NiBub3Qgc3Vw cG9ydGVkCltSVU5dCUV4ZWN1dGUgbnVsbCBwb2ludGVyIGZyb20gdm04NiBtb2RlCltTS0lQXQl2 bTg2IG5vdCBzdXBwb3J0ZWQKc2VsZnRlc3RzOiB4ODY6IHRlc3Rfc3lzY2FsbF92ZHNvXzMyCj09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KW1JVTl0JRXhlY3V0aW5nIDYt YXJndW1lbnQgMzItYml0IHN5c2NhbGwgdmlhIFZEU08KW1dBUk5dCUZsYWdzIGJlZm9yZT0wMDAw MDAwMDAwMjAwZWQ3IGlkIDAgMDAgbyBkIGkgcyB6IDAgYSAwIHAgMSBjCltXQVJOXQlGbGFncyAg YWZ0ZXI9MDAwMDAwMDAwMDIwMDYwNiBpZCAwIDAwIGQgaSAwIDAgcCAxIApbV0FSTl0JRmxhZ3Mg Y2hhbmdlPTAwMDAwMDAwMDAwMDA4ZDEgMCAwMCBvIHMgeiAwIGEgMCAwIGMKW09LXQlBcmd1bWVu dHMgYXJlIHByZXNlcnZlZCBhY3Jvc3Mgc3lzY2FsbApbTk9URV0JUjExIGhhcyBjaGFuZ2VkOjAw MDAwMDAwMDAyMDA2MDYgLSBhc3N1bWluZyBjbG9iYmVyZWQgYnkgU1lTUkVUIGluc24KW09LXQlS OC4uUjE1IGRpZCBub3QgbGVhayBrZXJuZWwgZGF0YQpbUlVOXQlFeGVjdXRpbmcgNi1hcmd1bWVu dCAzMi1iaXQgc3lzY2FsbCB2aWEgSU5UIDgwCltPS10JQXJndW1lbnRzIGFyZSBwcmVzZXJ2ZWQg YWNyb3NzIHN5c2NhbGwKW09LXQlSOC4uUjE1IGRpZCBub3QgbGVhayBrZXJuZWwgZGF0YQpbUlVO XQlFeGVjdXRpbmcgNi1hcmd1bWVudCAzMi1iaXQgc3lzY2FsbCB2aWEgVkRTTwpbV0FSTl0JRmxh Z3MgYmVmb3JlPTAwMDAwMDAwMDAyMDBlZDcgaWQgMCAwMCBvIGQgaSBzIHogMCBhIDAgcCAxIGMK W1dBUk5dCUZsYWdzICBhZnRlcj0wMDAwMDAwMDAwMjAwNjA2IGlkIDAgMDAgZCBpIDAgMCBwIDEg CltXQVJOXQlGbGFncyBjaGFuZ2U9MDAwMDAwMDAwMDAwMDhkMSAwIDAwIG8gcyB6IDAgYSAwIDAg YwpbT0tdCUFyZ3VtZW50cyBhcmUgcHJlc2VydmVkIGFjcm9zcyBzeXNjYWxsCltOT1RFXQlSMTEg aGFzIGNoYW5nZWQ6MDAwMDAwMDAwMDIwMDYwNiAtIGFzc3VtaW5nIGNsb2JiZXJlZCBieSBTWVNS RVQgaW5zbgpbT0tdCVI4Li5SMTUgZGlkIG5vdCBsZWFrIGtlcm5lbCBkYXRhCltSVU5dCUV4ZWN1 dGluZyA2LWFyZ3VtZW50IDMyLWJpdCBzeXNjYWxsIHZpYSBJTlQgODAKW09LXQlBcmd1bWVudHMg YXJlIHByZXNlcnZlZCBhY3Jvc3Mgc3lzY2FsbApbT0tdCVI4Li5SMTUgZGlkIG5vdCBsZWFrIGtl cm5lbCBkYXRhCltSVU5dCVJ1bm5pbmcgdGVzdHMgdW5kZXIgcHRyYWNlCm9rIDEuLjE1IHNlbGZ0 ZXN0czogeDg2OiB0ZXN0X3N5c2NhbGxfdmRzb18zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IHVu d2luZF92ZHNvXzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KCUFU X1NZU0lORk8gaXMgMHhmN2ZiZTk0MApbT0tdCUFUX1NZU0lORk8gbWFwcyB0byBsaW51eC1nYXRl LnNvLjEsIGxvYWRlZCBhdCAweDB4ZjdmYmUwMDAKW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBhIGZh c3Qgc3lzY2FsbAoJSW4gdnN5c2NhbGwgYXQgMHhmN2ZiZTk0MCwgcmV0dXJuaW5nIHRvIDB4Zjdk YWE4NzcKCVNJR1RSQVAgYXQgMHhmN2ZiZTk0MAoJICAweGY3ZmJlOTQwCgkgIDB4ZjdkYWE4NzcK W09LXQkgIE5SID0gMjAsIGFyZ3MgPSAxLCAyLCAzLCA0LCA1LCA2CglTSUdUUkFQIGF0IDB4Zjdm YmU5NDEKCSAgMHhmN2ZiZTk0MQoJICAweGY3ZGFhODc3CltPS10JICBOUiA9IDIwLCBhcmdzID0g MSwgMiwgMywgNCwgNSwgNgoJU0lHVFJBUCBhdCAweGY3ZmJlOTQyCgkgIDB4ZjdmYmU5NDIKCSAg MHhmN2RhYTg3NwpbT0tdCSAgTlIgPSAyMCwgYXJncyA9IDEsIDIsIDMsIDQsIDUsIDYKCVNJR1RS QVAgYXQgMHhmN2ZiZTk0MwoJICAweGY3ZmJlOTQzCgkgIDB4ZjdkYWE4NzcKW09LXQkgIE5SID0g MjAsIGFyZ3MgPSAxLCAyLCAzLCA0LCA1LCA2CglTSUdUUkFQIGF0IDB4ZjdmYmU5NDUKCSAgMHhm N2ZiZTk0NQoJICAweGY3ZGFhODc3CltPS10JICBOUiA9IDIwLCBhcmdzID0gMSwgMiwgMywgNCwg NSwgNgoJU0lHVFJBUCBhdCAweGY3ZmJlOTRhCgkgIDB4ZjdmYmU5NGEKCSAgMHhmN2RhYTg3Nwpb T0tdCSAgTlIgPSA5OTcwLCBhcmdzID0gMSwgMiwgMywgNCwgNSwgNgoJU0lHVFJBUCBhdCAweGY3 ZmJlOTRiCgkgIDB4ZjdmYmU5NGIKCSAgMHhmN2RhYTg3NwpbT0tdCSAgTlIgPSA5OTcwLCBhcmdz ID0gMSwgMiwgMywgNCwgNSwgNgoJU0lHVFJBUCBhdCAweGY3ZmJlOTRjCgkgIDB4ZjdmYmU5NGMK CSAgMHhmN2RhYTg3NwpbT0tdCSAgTlIgPSA5OTcwLCBhcmdzID0gMSwgMiwgMywgNCwgNSwgNgoJ VnN5c2NhbGwgaXMgZG9uZQpbT0tdCUFsbCBpcyB3ZWxsCm9rIDEuLjE2IHNlbGZ0ZXN0czogeDg2 OiB1bndpbmRfdmRzb18zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IHRlc3RfRkNNT1ZfMzIKPT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpbUlVOXQlUZXN0aW5nIGZjbW92 Q0MgaW5zdHJ1Y3Rpb25zCltPS10JZmNtb3ZDQwpvayAxLi4xNyBzZWxmdGVzdHM6IHg4NjogdGVz dF9GQ01PVl8zMiBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IHRlc3RfRkNPTUlfMzIKPT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpbUlVOXQlUZXN0aW5nIGZbdV1jb21pW3Bd IGluc3RydWN0aW9ucwpbT0tdCWZbdV1jb21pW3BdCm9rIDEuLjE4IHNlbGZ0ZXN0czogeDg2OiB0 ZXN0X0ZDT01JXzMyIFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogdGVzdF9GSVNUVFBfMzIKPT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpbUlVOXQlUZXN0aW5nIGZpc3R0cCBp bnN0cnVjdGlvbnMKW09LXQlmaXN0dHAKb2sgMS4uMTkgc2VsZnRlc3RzOiB4ODY6IHRlc3RfRklT VFRQXzMyIFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogdmRzb19yZXN0b3Jlcl8zMgo9PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CltPS10JU0FfU0lHSU5GTyBoYW5kbGVyIHJl dHVybmVkIHN1Y2Nlc3NmdWxseQpbT0tdCSFTQV9TSUdJTkZPIGhhbmRsZXIgcmV0dXJuZWQgc3Vj Y2Vzc2Z1bGx5Cm9rIDEuLjIwIHNlbGZ0ZXN0czogeDg2OiB2ZHNvX3Jlc3RvcmVyXzMyIFtQQVNT XQpzZWxmdGVzdHM6IHg4NjogbGR0X2dkdF8zMgo9PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09CltOT1RFXQlzZXRfdGhyZWFkX2FyZWEgaXMgYXZhaWxhYmxlOyB3aWxsIHVz ZSBHRFQgaW5kZXggMTMKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDQwRkIwMCBhbmQgbGlt aXQgMHgwMDAwMDAwQQpbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1p dCAweDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDEgaXMgaW52YWxpZApbT0tdCUxEVCBlbnRyeSAy IGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDEg aXMgaW52YWxpZApbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAw eDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMEZCMDAgYW5kIGxpbWl0IDB4 MDAwMEFGRkYKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwN0IwMCBhbmQgbGltaXQgMHgw MDAwQUZGRgpbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwOTA3QjAwIGFuZCBsaW1pdCAweDAw MDBBRkZGCltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDczMDAgYW5kIGxpbWl0IDB4MDAw MEFGRkYKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzEwMCBhbmQgbGltaXQgMHgwMDAw QUZGRgpbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3NTAwIGFuZCBsaW1pdCAweDAwMDBB RkZGCltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc3MDAgYW5kIGxpbWl0IDB4MDAwMDAw MEEKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0YwMCBhbmQgbGltaXQgMHgwMDAwMDAw QQpbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3RDAwIGFuZCBsaW1pdCAweDAwMDAwMDBB CltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEK W09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpb UlVOXQlUZXN0IGZvcmsKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGlt aXQgMHgwMDAwMDAwQQpbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQKW09LXQlMRFQgZW50cnkg MCBpcyBpbnZhbGlkCltOT1RFXQlzZXRfdGhyZWFkX2FyZWEgaXMgYXZhaWxhYmxlOyB3aWxsIHVz ZSBHRFQgaW5kZXggMTMKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDQwRkIwMCBhbmQgbGlt aXQgMHgwMDAwMDAwQQpbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1p dCAweDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDEgaXMgaW52YWxpZApbT0tdCUxEVCBlbnRyeSAy IGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDEg aXMgaW52YWxpZApbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAw eDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMEZCMDAgYW5kIGxpbWl0IDB4 MDAwMEFGRkYKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwN0IwMCBhbmQgbGltaXQgMHgw MDAwQUZGRgpbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwOTA3QjAwIGFuZCBsaW1pdCAweDAw MDBBRkZGCltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDczMDAgYW5kIGxpbWl0IDB4MDAw MEFGRkYKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzEwMCBhbmQgbGltaXQgMHgwMDAw QUZGRgpbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3NTAwIGFuZCBsaW1pdCAweDAwMDBB RkZGCltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc3MDAgYW5kIGxpbWl0IDB4MDAwMDAw MEEKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwN0YwMCBhbmQgbGltaXQgMHgwMDAwMDAw QQpbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3RDAwIGFuZCBsaW1pdCAweDAwMDAwMDBB CltPS10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEK W09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpb UlVOXQlUZXN0IGZvcmsKW09LXQlDaGlsZCBzdWNjZWVkZWQKW1JVTl0JVGVzdCBzaXplCltET05F XQlTaXplIHRlc3QKW09LXQltb2RpZnlfbGR0IGZhaWx1cmUgMjIKW09LXQlMRFQgZW50cnkgMCBo YXMgQVIgMHgwMDAwRjMwMCBhbmQgbGltaXQgMHgwMDAwMDAwMApbT0tdCUxEVCBlbnRyeSAwIGhh cyBBUiAweDAwMDA3MzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwCltPS10JTERUIGVudHJ5IDAgaGFz IEFSIDB4MDAwMEYxMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKW09LXQlMRFQgZW50cnkgMCBoYXMg QVIgMHgwMDAwNzMwMCBhbmQgbGltaXQgMHgwMDAwMDAwMApbT0tdCUxEVCBlbnRyeSAwIGhhcyBB UiAweDAwMDA3MTAwIGFuZCBsaW1pdCAweDAwMDAwMDAxCltPS10JTERUIGVudHJ5IDAgaGFzIEFS IDB4MDAwMDcxMDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKW09LXQlMRFQgZW50cnkgMCBpcyBpbnZh bGlkCltPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDA0MEYzMDAgYW5kIGxpbWl0IDB4MDAwRkZG RkYKW09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDA0MEYzMDAgYW5kIGxpbWl0IDB4MDAwRkZG RkYKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMEMwRjMwMCBhbmQgbGltaXQgMHhGRkZGRkZG RgpbT0tdCUdEVCBlbnRyeSAxMyBoYXMgQVIgMHgwMEMwRjMwMCBhbmQgbGltaXQgMHhGRkZGRkZG RgpbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBGMTAwIGFuZCBsaW1pdCAweEZGRkZGRkZG CltPS10JR0RUIGVudHJ5IDEzIGhhcyBBUiAweDAwQzBGMTAwIGFuZCBsaW1pdCAweEZGRkZGRkZG CltPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDBDMEY3MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYK W09LXQlHRFQgZW50cnkgMTMgaGFzIEFSIDB4MDBDMEY3MDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYK W09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMEMwRjUwMCBhbmQgbGltaXQgMHhGRkZGRkZGRgpb T0tdCUdEVCBlbnRyeSAxMyBoYXMgQVIgMHgwMEMwRjUwMCBhbmQgbGltaXQgMHhGRkZGRkZGRgpb T0tdCUxEVCBlbnRyeSAwIGlzIGludmFsaWQKW1JVTl0JQ3Jvc3MtQ1BVIExEVCBpbnZhbGlkYXRp b24KW09LXQlBbGwgNSBpdGVyYXRpb25zIHN1Y2NlZWRlZApbUlVOXQlUZXN0IGV4ZWMKW09LXQlM RFQgZW50cnkgMCBoYXMgQVIgMHgwMDQwRkIwMCBhbmQgbGltaXQgMHgwMDAwMDAyQQpbT0tdCUNo aWxkIHN1Y2NlZWRlZApbT0tdCUludmFsaWRhdGUgRFMgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5l dyBEUyA9IDB4MApbT0tdCUludmFsaWRhdGUgRVMgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5ldyBF UyA9IDB4MApbT0tdCUludmFsaWRhdGUgRlMgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5ldyBGUyA9 IDB4MApbT0tdCUludmFsaWRhdGUgR1Mgd2l0aCBzZXRfdGhyZWFkX2FyZWE6IG5ldyBHUyA9IDB4 MApvayAxLi4yMSBzZWxmdGVzdHM6IHg4NjogbGR0X2dkdF8zMiBbUEFTU10Kc2VsZnRlc3RzOiB4 ODY6IHB0cmFjZV9zeXNjYWxsXzMyCj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT0KW1JVTl0JQ2hlY2sgaW50ODAgcmV0dXJuIHJlZ3MKW09LXQlnZXRwaWQoKSBwcmVzZXJ2 ZXMgcmVncwpbT0tdCWtpbGwoZ2V0cGlkKCksIFNJR1VTUjEpIHByZXNlcnZlcyByZWdzCltSVU5d CUNoZWNrIEFUX1NZU0lORk8gcmV0dXJuIHJlZ3MKW09LXQlnZXRwaWQoKSBwcmVzZXJ2ZXMgcmVn cwpbT0tdCWtpbGwoZ2V0cGlkKCksIFNJR1VTUjEpIHByZXNlcnZlcyByZWdzCltSVU5dCXB0cmFj ZS1pbmR1Y2VkIHN5c2NhbGwgcmVzdGFydApbUlVOXQlTWVNFTVUKW09LXQlJbml0aWFsIG5yIGFu ZCBhcmdzIGFyZSBjb3JyZWN0CltSVU5dCVJlc3RhcnQgdGhlIHN5c2NhbGwgKGlwID0gMHhmN2Zi Nzk0OSkKW09LXQlSZXN0YXJ0ZWQgbnIgYW5kIGFyZ3MgYXJlIGNvcnJlY3QKW1JVTl0JQ2hhbmdl IG5yIGFuZCBhcmdzIGFuZCByZXN0YXJ0IHRoZSBzeXNjYWxsIChpcCA9IDB4ZjdmYjc5NDkpCltP S10JUmVwbGFjZW1lbnQgbnIgYW5kIGFyZ3MgYXJlIGNvcnJlY3QKW09LXQlDaGlsZCBleGl0ZWQg Y2xlYW5seQpbUlVOXQlrZXJuZWwgc3lzY2FsbCByZXN0YXJ0IHVuZGVyIHB0cmFjZQpbUlVOXQlT WVNDQUxMCltPS10JSW5pdGlhbCBuciBhbmQgYXJncyBhcmUgY29ycmVjdApbUlVOXQlTWVNDQUxM CltPS10JQXJncyBhZnRlciBTSUdVU1IxIGFyZSBjb3JyZWN0IChheCA9IC01MTQpCltPS10JQ2hp bGQgZ290IFNJR1VTUjEKW1JVTl0JU3RlcCBhZ2FpbgpbT0tdCXBhdXNlKDIpIHJlc3RhcnRlZCBj b3JyZWN0bHkKb2sgMS4uMjIgc2VsZnRlc3RzOiB4ODY6IHB0cmFjZV9zeXNjYWxsXzMyIFtQQVNT XQpzZWxmdGVzdHM6IHg4Njogc2luZ2xlX3N0ZXBfc3lzY2FsbF82NAo9PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09CltSVU5dCVNldCBURiBhbmQgY2hlY2sgbm9wCltPS10J U3Vydml2ZWQgd2l0aCBURiBzZXQgYW5kIDkgdHJhcHMKW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBz eXNjYWxsLWxlc3Mgb3Bwb3J0dW5pc3RpYyBzeXNyZXQKW09LXQlTdXJ2aXZlZCB3aXRoIFRGIHNl dCBhbmQgMTIgdHJhcHMKW1JVTl0JU2V0IFRGIGFuZCBjaGVjayBpbnQ4MApbT0tdCVN1cnZpdmVk IHdpdGggVEYgc2V0IGFuZCA5IHRyYXBzCltSVU5dCVNldCBURiBhbmQgY2hlY2sgYSBmYXN0IHN5 c2NhbGwKW09LXQlTdXJ2aXZlZCB3aXRoIFRGIHNldCBhbmQgMjIgdHJhcHMKW1JVTl0JRmFzdCBz eXNjYWxsIHdpdGggVEYgY2xlYXJlZApbT0tdCU5vdGhpbmcgdW5leHBlY3RlZCBoYXBwZW5lZApv ayAxLi4yMyBzZWxmdGVzdHM6IHg4Njogc2luZ2xlX3N0ZXBfc3lzY2FsbF82NCBbUEFTU10Kc2Vs ZnRlc3RzOiB4ODY6IHN5c3JldF9zc19hdHRyc182NAo9PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09CltSVU5dCVN5c2NhbGxzIGZvbGxvd2VkIGJ5IFNTIHZhbGlkYXRpb24K W09LXQlXZSBzdXJ2aXZlZApvayAxLi4yNCBzZWxmdGVzdHM6IHg4Njogc3lzcmV0X3NzX2F0dHJz XzY0IFtQQVNTXQpzZWxmdGVzdHM6IHg4Njogc3lzY2FsbF9udF82NAo9PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09CltSVU5dCVNldCBOVCBhbmQgaXNzdWUgYSBzeXNjYWxs CltPS10JVGhlIHN5c2NhbGwgd29ya2VkIGFuZCBmbGFncyBhcmUgc3RpbGwgc2V0CltSVU5dCVNl dCBOVHxURiBhbmQgaXNzdWUgYSBzeXNjYWxsCltPS10JVGhlIHN5c2NhbGwgd29ya2VkIGFuZCBm bGFncyBhcmUgc3RpbGwgc2V0Cm9rIDEuLjI1IHNlbGZ0ZXN0czogeDg2OiBzeXNjYWxsX250XzY0 IFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogdGVzdF9tcmVtYXBfdmRzb182NAo9PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09CglBVF9TWVNJTkZPX0VIRFIgaXMgMHg3ZmZmNzlm MjAwMDAKW05PVEVdCU1vdmluZyB2RFNPOiBbMHg3ZmZmNzlmMjAwMDAsIDB4N2ZmZjc5ZjIxMDAw XSAtPiBbMHg3ZmMwNmE4OTIwMDAsIDB4N2ZjMDZhODkzMDAwXQpbT0tdCm9rIDEuLjI2IHNlbGZ0 ZXN0czogeDg2OiB0ZXN0X21yZW1hcF92ZHNvXzY0IFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogY2hl Y2tfaW5pdGlhbF9yZWdfc3RhdGVfNjQKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PQpbT0tdCUFsbCBHUFJzIGV4Y2VwdCBTUCBhcmUgMApbT0tdCUZMQUdTIGlzIDB4MjAy Cm9rIDEuLjI3IHNlbGZ0ZXN0czogeDg2OiBjaGVja19pbml0aWFsX3JlZ19zdGF0ZV82NCBbUEFT U10Kc2VsZnRlc3RzOiB4ODY6IHNpZ3JldHVybl82NAo9PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09CltPS10Jc2V0X3RocmVhZF9hcmVhIHJlZnVzZWQgMTYtYml0IGRhdGEK W09LXQlzZXRfdGhyZWFkX2FyZWEgcmVmdXNlZCAxNi1iaXQgZGF0YQpbUlVOXQlWYWxpZCBzaWdy ZXR1cm46IDY0LWJpdCBDUyAoMzMpLCAzMi1iaXQgU1MgKDJiLCBHRFQpCltPS10JYWxsIHJlZ2lz dGVycyBva2F5CltSVU5dCVZhbGlkIHNpZ3JldHVybjogMzItYml0IENTICgyMyksIDMyLWJpdCBT UyAoMmIsIEdEVCkKW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlCltPS10J YWxsIHJlZ2lzdGVycyBva2F5CltSVU5dCVZhbGlkIHNpZ3JldHVybjogMTYtYml0IENTICgzNyks IDMyLWJpdCBTUyAoMmIsIEdEVCkKW05PVEVdCVNQOiA4YmFkZjAwZDVhYWRjMGRlIC0+IDVhYWRj MGRlCltPS10JYWxsIHJlZ2lzdGVycyBva2F5CltSVU5dCVZhbGlkIHNpZ3JldHVybjogNjQtYml0 IENTICgzMyksIDE2LWJpdCBTUyAoM2YpCltPS10JYWxsIHJlZ2lzdGVycyBva2F5CltSVU5dCVZh bGlkIHNpZ3JldHVybjogMzItYml0IENTICgyMyksIDE2LWJpdCBTUyAoM2YpCltOT1RFXQlTUDog OGJhZGYwMGQ1YWFkYzBkZSAtPiA1YWFkYzBkZQpbT0tdCWFsbCByZWdpc3RlcnMgb2theQpbUlVO XQlWYWxpZCBzaWdyZXR1cm46IDE2LWJpdCBDUyAoMzcpLCAxNi1iaXQgU1MgKDNmKQpbTk9URV0J U1A6IDhiYWRmMDBkNWFhZGMwZGUgLT4gNWFhZGMwZGUKW09LXQlhbGwgcmVnaXN0ZXJzIG9rYXkK W1JVTl0JVmFsaWQgc2lncmV0dXJuOiAzMi1iaXQgQ1MgKDIzKSwgMzItYml0IFNTICgyYiwgR0RU KQoJQ29ycnVwdGluZyBTUyBvbiByZXR1cm4gdG8gNjQtYml0IG1vZGUKW05PVEVdCVNQOiA4YmFk ZjAwZDVhYWRjMGRlIC0+IDVhYWRjMGRlCltPS10JYWxsIHJlZ2lzdGVycyBva2F5CltSVU5dCVZh bGlkIHNpZ3JldHVybjogMzItYml0IENTICgyMyksIDE2LWJpdCBTUyAoM2YpCglDb3JydXB0aW5n IFNTIG9uIHJldHVybiB0byA2NC1iaXQgbW9kZQpbTk9URV0JU1A6IDhiYWRmMDBkNWFhZGMwZGUg LT4gNWFhZGMwZGUKW09LXQlhbGwgcmVnaXN0ZXJzIG9rYXkKW1JVTl0JNjQtYml0IENTICgzMyks IGJvZ3VzIFNTICg0NykKW09LXQlHb3QgI0dQKDB4MCkgKGkuZS4gU2VnbWVudGF0aW9uIGZhdWx0 KQpbUlVOXQkzMi1iaXQgQ1MgKDIzKSwgYm9ndXMgU1MgKDQ3KQpbT0tdCUdvdCAjR1AoMHgwKSAo aS5lLiBTZWdtZW50YXRpb24gZmF1bHQpCltSVU5dCTE2LWJpdCBDUyAoMzcpLCBib2d1cyBTUyAo NDcpCltPS10JR290ICNHUCgweDApIChpLmUuIFNlZ21lbnRhdGlvbiBmYXVsdCkKW1JVTl0JNjQt Yml0IENTICgzMyksIGJvZ3VzIFNTICgzMykKW09LXQlHb3QgI0dQKDB4MzApIChpLmUuIEdEVCBp bmRleCA2LCBTZWdtZW50YXRpb24gZmF1bHQpCltSVU5dCTMyLWJpdCBDUyAoMjMpLCBib2d1cyBT UyAoMzMpCltPS10JR290ICNHUCgweDMwKSAoaS5lLiBHRFQgaW5kZXggNiwgU2VnbWVudGF0aW9u IGZhdWx0KQpbUlVOXQkxNi1iaXQgQ1MgKDM3KSwgYm9ndXMgU1MgKDMzKQpbT0tdCUdvdCAjR1Ao MHgzMCkgKGkuZS4gR0RUIGluZGV4IDYsIFNlZ21lbnRhdGlvbiBmYXVsdCkKW1JVTl0JMzItYml0 IENTICg0ZiksIGJvZ3VzIFNTICgyYikKW09LXQlHb3QgI05QKDB4NGMpIChpLmUuIExEVCBpbmRl eCA5LCBCdXMgZXJyb3IpCltSVU5dCTMyLWJpdCBDUyAoMjMpLCBib2d1cyBTUyAoNTcpCltPS10J R290ICNHUCgweDApIChpLmUuIFNlZ21lbnRhdGlvbiBmYXVsdCkKW1JVTl0JQ2xlYXIgVUNfU1RS SUNUX1JFU1RPUkVfU1MgYW5kIGNvcnJ1cHQgU1MKW09LXQlJdCB3b3JrZWQKb2sgMS4uMjggc2Vs ZnRlc3RzOiB4ODY6IHNpZ3JldHVybl82NCBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IGlvcGxfNjQK PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQoJY2hpbGQ6IHNldCBJT1BM IHRvIDMKW1JVTl0JY2hpbGQ6IHdyaXRlIHRvIDB4ODAKW09LXQlDaGlsZCBzdWNjZWVkZWQKW1JV Tl0JcGFyZW50OiB3cml0ZSB0byAweDgwIChzaG91bGQgZmFpbCkKW09LXQl3cml0ZSB3YXMgZGVu aWVkCglpb3BsKDMpCglEcm9wIHByaXZpbGVnZXMKW1JVTl0JaW9wbCgzKSB1bnByaXZpbGVnZWQg YnV0IHdpdGggSU9QTD09MwpbUlVOXQlpb3BsKDApIHVucHJpdmlsZWdlZApbUlVOXQlpb3BsKDMp IHVucHJpdmlsZWdlZApbT0tdCUZhaWxlZCBhcyBleHBlY3RlZApvayAxLi4yOSBzZWxmdGVzdHM6 IHg4NjogaW9wbF82NCBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IG1weC1taW5pLXRlc3RfNjQKPT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpwcm9jZXNzb3IgbGFja3MgTVBY IFhTVEFURShzKSwgY2FuIG5vdCBydW4gTVBYIHRlc3RzClhTQVZFIGlzIHN1cHBvcnRlZCBieSBI VyAmIE9TClhTQVZFIHByb2Nlc3NvciBzdXBwb3J0ZWQgc3RhdGUgbWFzazogMHg3ClhTQVZFIE9T IHN1cHBvcnRlZCBzdGF0ZSBtYXNrOiAweDcKb2sgMS4uMzAgc2VsZnRlc3RzOiB4ODY6IG1weC1t aW5pLXRlc3RfNjQgW1BBU1NdCnNlbGZ0ZXN0czogeDg2OiBpb3Blcm1fNjQKPT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpbT0tdCW91dGIgdG8gMHg4MCBmYWlsZWQKW09L XQlvdXRiIHRvIDB4ZWQgZmFpbGVkCltSVU5dCWVuYWJsZSAweDgwCltPS10Jb3V0YiB0byAweDgw IHdvcmtlZApbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKW1JVTl0JZGlzYWJsZSAweDgwCltPS10J b3V0YiB0byAweDgwIGZhaWxlZApbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKW1JVTl0JY2hpbGQ6 IGNoZWNrIHRoYXQgd2UgaW5oZXJpdGVkIHBlcm1pc3Npb25zCltPS10Jb3V0YiB0byAweDgwIHdv cmtlZApbT0tdCW91dGIgdG8gMHhlZCBmYWlsZWQKW09LXQlvdXRiIHRvIDB4ODAgZmFpbGVkCltP S10Jb3V0YiB0byAweGVkIGZhaWxlZApbUlVOXQllbmFibGUgMHg4MApbT0tdCW91dGIgdG8gMHg4 MCB3b3JrZWQKW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCltSVU5dCWRpc2FibGUgMHg4MApbT0td CW91dGIgdG8gMHg4MCBmYWlsZWQKW09LXQlvdXRiIHRvIDB4ZWQgZmFpbGVkCltPS10JQ2hpbGQg c3VjY2VlZGVkCglEcm9wIHByaXZpbGVnZXMKW1JVTl0JZGlzYWJsZSAweDgwCltPS10JaXQgd29y a2VkCltSVU5dCWVuYWJsZSAweDgwIGFnYWluCltPS10JaXQgZmFpbGVkCm9rIDEuLjMxIHNlbGZ0 ZXN0czogeDg2OiBpb3Blcm1fNjQgW1BBU1NdCnNlbGZ0ZXN0czogeDg2OiBwcm90ZWN0aW9uX2tl eXNfNjQKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpoYXMgcGt1OiAw CnJ1bm5pbmcgUEtFWSB0ZXN0cyBmb3IgdW5zdXBwb3J0ZWQgQ1BVL09TCm9rIDEuLjMyIHNlbGZ0 ZXN0czogeDg2OiBwcm90ZWN0aW9uX2tleXNfNjQgW1BBU1NdCnNlbGZ0ZXN0czogeDg2OiB0ZXN0 X3Zkc29fNjQKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpbUlVOXQlU ZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1JFQUxUSU1FICgwKS4uLgoJMTU1 MDQwNjU0NC4xNTU1NDEzMjIgMTU1MDQwNjU0NC4xNTU1NDYzODUgMTU1MDQwNjU0NC4xNTU1NDY5 MTgKW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19NT05PVE9OSUMg KDEpLi4uCgk2MjAuODM3MDAxNjU0IDYyMC44MzcwMDIwMjQgNjIwLjgzNzAwMjQzMQpbUlVOXQlU ZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1BST0NFU1NfQ1BVVElNRV9JRCAo MikuLi4KCTAuMDAwNTk5MDAzIDAuMDAwNjAwMDAxIDAuMDAwNjAwNzgyCltSVU5dCVRlc3Rpbmcg Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfVEhSRUFEX0NQVVRJTUVfSUQgKDMpLi4uCgkw LjAwMDYwMjg5MyAwLjAwMDYwMzY2NiAwLjAwMDYwNDQ0OApbUlVOXQlUZXN0aW5nIGNsb2NrX2dl dHRpbWUgZm9yIGNsb2NrIENMT0NLX01PTk9UT05JQ19SQVcgKDQpLi4uCgk2MjAuNDg2OTg5NDA1 IDYyMC40ODY5OTAwNDUgNjIwLjQ4Njk5MDcxOApbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUg Zm9yIGNsb2NrIENMT0NLX1JFQUxUSU1FX0NPQVJTRSAoNSkuLi4KCTE1NTA0MDY1NDQuMTU0NDQ2 NjM5IDE1NTA0MDY1NDQuMTU0NDQ2NjM5IDE1NTA0MDY1NDQuMTU0NDQ2NjM5CltSVU5dCVRlc3Rp bmcgY2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfTU9OT1RPTklDX0NPQVJTRSAoNikuLi4K CTYyMC44MzU4OTg2MzggNjIwLjgzNTg5ODYzOCA2MjAuODM1ODk4NjM4CltSVU5dCVRlc3Rpbmcg Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfQk9PVFRJTUUgKDcpLi4uCgk2MjAuODM3MDE5 NzQ5IDYyMC44MzcwMjA0MTUgNjIwLjgzNzAyMTEyOApbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRp bWUgZm9yIGNsb2NrIENMT0NLX1JFQUxUSU1FX0FMQVJNICg4KS4uLgoJMTU1MDQwNjU0NC4xNTU1 ODMwNTIgMTU1MDQwNjU0NC4xNTY0MDY5OTMgMTU1MDQwNjU0NC4xNTY0MDc3NTgKW1JVTl0JVGVz dGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBDTE9DS19CT09UVElNRV9BTEFSTSAoOSkuLi4K CTYyMC44Mzc4NjE5MzEgNjIwLjgzNzg2MjY3OCA2MjAuODM3ODYzNDIxCltSVU5dCVRlc3Rpbmcg Y2xvY2tfZ2V0dGltZSBmb3IgY2xvY2sgQ0xPQ0tfU0dJX0NZQ0xFICgxMCkuLi4KW09LXQlObyBz dWNoIGNsb2NrLgpbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIENMT0NLX1RB SSAoMTEpLi4uCgkxNTUwNDA2NTQ0LjE1NjQxNjUzNiAxNTUwNDA2NTQ0LjE1NjQxNjk2MSAxNTUw NDA2NTQ0LjE1NjQxNzM3OQpbUlVOXQlUZXN0aW5nIGNsb2NrX2dldHRpbWUgZm9yIGNsb2NrIGlu dmFsaWQgKC0xKS4uLgpbT0tdCU5vIHN1Y2ggY2xvY2suCltSVU5dCVRlc3RpbmcgY2xvY2tfZ2V0 dGltZSBmb3IgY2xvY2sgaW52YWxpZCAoLTIxNDc0ODM2NDgpLi4uCltPS10JTm8gc3VjaCBjbG9j ay4KW1JVTl0JVGVzdGluZyBjbG9ja19nZXR0aW1lIGZvciBjbG9jayBpbnZhbGlkICgyMTQ3NDgz NjQ3KS4uLgpbT0tdCU5vIHN1Y2ggY2xvY2suCltSVU5dCVRlc3RpbmcgZ2V0dGltZW9mZGF5Li4u CgkxNTUwNDA2NTQ0LjE1NjQyNCAxNTUwNDA2NTQ0LjE1NjQyNCAxNTUwNDA2NTQ0LjE1NjQyNApb T0tdCXRpbWV6b25lcyBtYXRjaDogbWludXRlc3dlc3Q9LTQ4MCwgZHN0dGltZT0wCltSVU5dCVRl c3RpbmcgZ2V0Y3B1Li4uCltPS10JQ1BVIDA6IHN5c2NhbGw6IGNwdSAwLCBub2RlIDAgdmRzbzog Y3B1IDAsIG5vZGUgMCB2c3lzY2FsbDogY3B1IDAsIG5vZGUgMApbT0tdCUNQVSAxOiBzeXNjYWxs OiBjcHUgMSwgbm9kZSAwIHZkc286IGNwdSAxLCBub2RlIDAgdnN5c2NhbGw6IGNwdSAxLCBub2Rl IDAKb2sgMS4uMzMgc2VsZnRlc3RzOiB4ODY6IHRlc3RfdmRzb182NCBbUEFTU10Kc2VsZnRlc3Rz OiB4ODY6IHRlc3RfdnN5c2NhbGxfNjQKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PT09PT09PQoJdnN5c2NhbGwgbWFwOiBmZmZmZmZmZmZmNjAwMDAwLWZmZmZmZmZmZmY2MDEwMDAg ci14cCAwMDAwMDAwMCAwMDowMCAwICAgICAgICAgICAgICAgICAgW3ZzeXNjYWxsXQoJdnN5c2Nh bGwgcGVybWlzc2lvbnMgYXJlIHIteApbUlVOXQl0ZXN0IGdldHRpbWVvZmRheSgpCgl2RFNPIHRp bWUgb2Zmc2V0czogMC4wMDAwMDQgMC4wMDAwMDIKW09LXQl2RFNPIGdldHRpbWVvZmRheSgpJ3Mg dGltZXZhbCB3YXMgb2theQoJdnN5c2NhbGwgdGltZSBvZmZzZXRzOiAwLjAwMDAwNSAwLjAwMDAw MQpbT0tdCXZzeXNjYWxsIGdldHRpbWVvZmRheSgpJ3MgdGltZXZhbCB3YXMgb2theQpbUlVOXQl0 ZXN0IHRpbWUoKQpbT0tdCXZEU08gdGltZSgpIGlzIG9rYXkKW09LXQl2c3lzY2FsbCB0aW1lKCkg aXMgb2theQpbUlVOXQlnZXRjcHUoKSBvbiBDUFUgMApbT0tdCXZEU08gcmVwb3J0ZWQgY29ycmVj dCBDUFUKW09LXQl2RFNPIHJlcG9ydGVkIGNvcnJlY3Qgbm9kZQpbT0tdCXZzeXNjYWxsIHJlcG9y dGVkIGNvcnJlY3QgQ1BVCltPS10JdnN5c2NhbGwgcmVwb3J0ZWQgY29ycmVjdCBub2RlCltSVU5d CWdldGNwdSgpIG9uIENQVSAxCltPS10JdkRTTyByZXBvcnRlZCBjb3JyZWN0IENQVQpbT0tdCXZE U08gcmVwb3J0ZWQgY29ycmVjdCBub2RlCltPS10JdnN5c2NhbGwgcmVwb3J0ZWQgY29ycmVjdCBD UFUKW09LXQl2c3lzY2FsbCByZXBvcnRlZCBjb3JyZWN0IG5vZGUKW1JVTl0JQ2hlY2tpbmcgcmVh ZCBhY2Nlc3MgdG8gdGhlIHZzeXNjYWxsIHBhZ2UKW09LXQlnb3QgZXhwZWN0ZWQgcmVzdWx0CltS VU5dCWNoZWNraW5nIHRoYXQgdnN5c2NhbGxzIGFyZSBlbXVsYXRlZApbT0tdCXZzeXNjYWxscyBh cmUgZW11bGF0ZWQgKDEgaW5zdHJ1Y3Rpb25zIGluIHZzeXNjYWxsIHBhZ2UpCm9rIDEuLjM0IHNl bGZ0ZXN0czogeDg2OiB0ZXN0X3ZzeXNjYWxsXzY0IFtQQVNTXQpzZWxmdGVzdHM6IHg4NjogZnNn c2Jhc2VfNjQKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQpbUlVOXQlB UkNIX1NFVF9HUyB0byAweDAKW09LXQlHU0JBU0Ugd2FzIHNldCBhcyBleHBlY3RlZCAoc2VsZWN0 b3IgMHgwKQpbT0tdCUFSQ0hfR0VUX0dTIHdvcmtlZCBhcyBleHBlY3RlZCAoc2VsZWN0b3IgMHgw KQpbUlVOXQlBUkNIX1NFVF9HUyB0byAweDEKW09LXQlHU0JBU0Ugd2FzIHNldCBhcyBleHBlY3Rl ZCAoc2VsZWN0b3IgMHgwKQpbT0tdCUFSQ0hfR0VUX0dTIHdvcmtlZCBhcyBleHBlY3RlZCAoc2Vs ZWN0b3IgMHgwKQpbUlVOXQlBUkNIX1NFVF9HUyB0byAweDIwMDAwMDAwMApbT0tdCUdTQkFTRSB3 YXMgc2V0IGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCltPS10JQVJDSF9HRVRfR1Mgd29ya2Vk IGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCltSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MApbT0td CUdTQkFTRSB3YXMgc2V0IGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCltPS10JQVJDSF9HRVRf R1Mgd29ya2VkIGFzIGV4cGVjdGVkIChzZWxlY3RvciAweDApCltSVU5dCUFSQ0hfU0VUX0dTIHRv IDB4MjAwMDAwMDAwCltPS10JR1NCQVNFIHdhcyBzZXQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9yIDB4 MCkKW09LXQlBUkNIX0dFVF9HUyB3b3JrZWQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9yIDB4MCkKW1JV Tl0JQVJDSF9TRVRfR1MgdG8gMHgxCltPS10JR1NCQVNFIHdhcyBzZXQgYXMgZXhwZWN0ZWQgKHNl bGVjdG9yIDB4MCkKW09LXQlBUkNIX0dFVF9HUyB3b3JrZWQgYXMgZXhwZWN0ZWQgKHNlbGVjdG9y IDB4MCkKW1JVTl0JQVJDSF9TRVRfR1MgdG8gMHgwIHRoZW4gbW92IDAgdG8gJWdzCltPS10JR1NC QVNFIGlzIDB4MApbUlVOXQlBUkNIX1NFVF9HUyB0byAweDEgdGhlbiBtb3YgMCB0byAlZ3MKW09L XQlHU0JBU0UgaXMgMHgwCltSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MjAwMDAwMDAwIHRoZW4gbW92 IDAgdG8gJWdzCltPS10JR1NCQVNFIGlzIDB4MApbUlVOXQlBUkNIX1NFVF9HUyB0byAweDAgdGhl biBtb3YgMCB0byAlZ3MgYW5kIHNjaGVkdWxlIApbT0tdCUdTQkFTRSBpcyAweDAKW1JVTl0JQVJD SF9TRVRfR1MgdG8gMHgxIHRoZW4gbW92IDAgdG8gJWdzIGFuZCBzY2hlZHVsZSAKW09LXQlHU0JB U0UgaXMgMHgwCltSVU5dCUFSQ0hfU0VUX0dTIHRvIDB4MjAwMDAwMDAwIHRoZW4gbW92IDAgdG8g JWdzIGFuZCBzY2hlZHVsZSAKW09LXQlHU0JBU0UgaXMgMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4 MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkg LS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MApbUlVOXQlBUkNIX1NF VF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2Vs ZWN0b3IgdG8gMHgxCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4 MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0 aGVuIHNjaGVkdWxlIHRvIDB4MAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgy CglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JB U0UgcmVtYWluZWQgMHgyLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxl IHRvIDB4MAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCglvdGhlciB0aHJl YWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQg MHgzLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAoJQmVm b3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NF VF9HUygweDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwCltS VU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0 CglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAw eDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwg dGhlbiBzY2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKCUJlZm9yZSBzY2hlZHVsZSwgc2V0 IHNlbGVjdG9yIHRvIDB4MQoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVh ciBncyAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCltSVU5dCUFS Q0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CglCZWZv cmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRf R1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQg MHgyLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVm MzQzY2I4NWZhNAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCglvdGhlciB0 aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKW09LXQlH Uy9CQVNFIHJlbWFpbmVkIDB4My8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hl ZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9y IHRvIDB4MmIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0g c2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKW1JVTl0JQVJDSF9TRVRf R1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1Mo MHgxKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgwCltSVU5dCUFS Q0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgxCglCZWZvcmUgc2NoZWR1bGUsIHNl dCBzZWxlY3RvciB0byAweDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwg aXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4 MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgxCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0 byAweDIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCltPS10J R1MvQkFTRSByZW1haW5lZCAweDIvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2No ZWR1bGUgdG8gMHgxCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKCW90aGVy IHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1h aW5lZCAweDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgx CglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiCglvdGhlciB0aHJlYWQ6IEFS Q0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8w eDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAoJ b3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbT0td CUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApLCB0aGVuIHNj aGVkdWxlIHRvIDB4MjAwMDAwMDAwCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAw eDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAK W09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSwgdGhl biBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3Ig dG8gMHgyCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMg MHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDIvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCks IHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVj dG9yIHRvIDB4MwoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2Vs IGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MApbUlVOXQlBUkNIX1NFVF9HUygw eDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwCglCZWZvcmUgc2NoZWR1bGUsIHNldCBz ZWxlY3RvciB0byAweDJiCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAt LSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbUlVOXQlBUkNIX1NF VF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDAKCW90aGVyIHRocmVh ZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAw eDAvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxl IHRvIDB4MAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCglvdGhlciB0aHJl YWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQg MHgxLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVs ZSB0byAweDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgoJb3RoZXIgdGhy ZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVk IDB4Mi8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1 bGUgdG8gMHgwCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMKCW90aGVyIHRo cmVhZDogQVJDSF9TRVRfR1MoMHgwKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5l ZCAweDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVk dWxlIHRvIDB4MAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgoJb3RoZXIg dGhyZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFp bmVkIDB4MmIvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNj aGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygw eDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDAv MHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRv IDB4YTFmYTVmMzQzY2I4NWZhNAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgx CglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAw eDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBh bmQgY2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CglCZWZvcmUg c2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1Mo MHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgy LzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0 byAweGExZmE1ZjM0M2NiODVmYTQKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4 MwoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMg MHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkg YW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJQmVmb3Jl IHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9H UygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAw eDJiLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVs ZSB0byAweDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCltP S10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNs ZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0 b3IgdG8gMHgxCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApb T0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDApIGFuZCBj bGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDEKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVj dG9yIHRvIDB4MgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAweDAK W09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQg Y2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgxCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxl Y3RvciB0byAweDMKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgw CltPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5k IGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2Vs ZWN0b3IgdG8gMHgyYgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNlbCBpcyAw eDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkg YW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxlIHRvIDB4MjAwMDAwMDAwCglvdGhlciB0aHJlYWQ6 IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1h aW5lZCAweDAvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNj aGVkdWxlIHRvIDB4MjAwMDAwMDAwCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAw eDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAK W09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgwKSBhbmQg Y2xlYXIgZ3MsIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCUJlZm9yZSBzY2hlZHVsZSwg c2V0IHNlbGVjdG9yIHRvIDB4MgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAw MCkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MApbUlVOXQlBUkNI X1NFVF9HUygweDApIGFuZCBjbGVhciBncywgdGhlbiBzY2hlZHVsZSB0byAweDIwMDAwMDAwMAoJ QmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCglvdGhlciB0aHJlYWQ6IEFSQ0hf U0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAw eDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzLCB0aGVuIHNjaGVkdWxl IHRvIDB4MjAwMDAwMDAwCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiCglv dGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCltPS10J R1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNj aGVkdWxlIHRvIDB4MAoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAw eDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDEKW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwg dGhlbiBzY2hlZHVsZSB0byAweDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4 MQoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9C QVNFIHJlbWFpbmVkIDB4MS8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVs ZSB0byAweDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgoJb3RoZXIgdGhy ZWFkOiBBUkNIX1NFVF9HUygweDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVk IDB4Mi8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKCUJl Zm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwoJb3RoZXIgdGhyZWFkOiBBUkNIX1NF VF9HUygweDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKW1JV Tl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKCUJlZm9yZSBzY2hlZHVs ZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSAt LSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbUlVOXQlBUkNIX1NF VF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJb3RoZXIgdGhy ZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCltPS10JR1Mv QkFTRSByZW1haW5lZCAweDAvMHgxCltSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1 bGUgdG8gMHhhMWZhNWYzNDNjYjg1ZmE0CglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0 byAweDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgwKSBhbmQgY2xlYXIgZ3MgLS0gc2Vs IGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MApbUlVOXQlBUkNIX1NFVF9HUygw eDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJQmVmb3JlIHNjaGVkdWxl LCBzZXQgc2VsZWN0b3IgdG8gMHgyCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5k IGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKW1JV Tl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAweGExZmE1ZjM0M2NiODVmYTQK CUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MwoJb3RoZXIgdGhyZWFkOiBBUkNI X1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1h aW5lZCAweDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHhh MWZhNWYzNDNjYjg1ZmE0CglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDJiCglv dGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAK W09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRo ZW4gc2NoZWR1bGUgdG8gMHgxCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2Vs IGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MQpbUlVOXQlBUkNIX1NFVF9HUygw eDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3Ig dG8gMHgxCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbT0td CUdTL0JBU0UgcmVtYWluZWQgMHgxLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNj aGVkdWxlIHRvIDB4MQoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyCglvdGhl ciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVt YWluZWQgMHgyLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4 MQoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCglvdGhlciB0aHJlYWQ6IEFS Q0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4 MApbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQoJQmVmb3JlIHNj aGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygw eDEpIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIvMHgwCltSVU5dCUFS Q0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCW90aGVyIHRocmVh ZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJl bWFpbmVkIDB4MC8weDEKW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBzY2hlZHVsZSB0byAw eDIwMDAwMDAwMAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCglvdGhlciB0 aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFT RSByZW1haW5lZCAweDEvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MSksIHRoZW4gc2NoZWR1bGUg dG8gMHgyMDAwMDAwMDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgoJb3Ro ZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbT0tdCUdT L0JBU0UgcmVtYWluZWQgMHgyLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDEpLCB0aGVuIHNjaGVk dWxlIHRvIDB4MjAwMDAwMDAwCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDMK CW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKW09L XQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgxKSwgdGhlbiBz Y2hlZHVsZSB0byAweDIwMDAwMDAwMAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8g MHgyYgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4 MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAw MDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygw eDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8weDIwMDAwMDAwMApb UlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCglCZWZv cmUgc2NoZWR1bGUsIHNldCBzZWxlY3RvciB0byAweDEKCW90aGVyIHRocmVhZDogQVJDSF9TRVRf R1MoMHgwKSAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFTRSByZW1haW5lZCAweDEvMHgwCltSVU5d CUFSQ0hfU0VUX0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDAKCUJlZm9yZSBz Y2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygw eDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKW1JVTl0JQVJD SF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MAoJQmVmb3JlIHNjaGVk dWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgzCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkg LS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MApbUlVOXQlBUkNIX1NF VF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgwCglCZWZvcmUgc2NoZWR1bGUs IHNldCBzZWxlY3RvciB0byAweDJiCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgLS0g c2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyYi8weDAKW1JVTl0JQVJDSF9TRVRf R1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJb3Ro ZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCltP S10JR1MvQkFTRSByZW1haW5lZCAweDAvMHgyMDAwMDAwMDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgy MDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJQmVmb3JlIHNj aGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgxCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4 MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8w eDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFm YTVmMzQzY2I4NWZhNAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyCglvdGhl ciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNsZWFyIGdzIC0tIHNlbCBpcyAweDAKW09L XQlHUy9CQVNFIHJlbWFpbmVkIDB4Mi8weDAKW1JVTl0JQVJDSF9TRVRfR1MoMHgyMDAwMDAwMDAp LCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4NWZhNAoJQmVmb3JlIHNjaGVkdWxlLCBz ZXQgc2VsZWN0b3IgdG8gMHgzCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MCkgYW5kIGNs ZWFyIGdzIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4My8weDAKW1JVTl0J QVJDSF9TRVRfR1MoMHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4YTFmYTVmMzQzY2I4 NWZhNAoJQmVmb3JlIHNjaGVkdWxlLCBzZXQgc2VsZWN0b3IgdG8gMHgyYgoJb3RoZXIgdGhyZWFk OiBBUkNIX1NFVF9HUygweDApIGFuZCBjbGVhciBncyAtLSBzZWwgaXMgMHgwCltPS10JR1MvQkFT RSByZW1haW5lZCAweDJiLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4g c2NoZWR1bGUgdG8gMHgxCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlz IDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgwLzB4MjAwMDAwMDAwCltSVU5dCUFSQ0hfU0VU X0dTKDB4MjAwMDAwMDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKCUJlZm9yZSBzY2hlZHVsZSwg c2V0IHNlbGVjdG9yIHRvIDB4MQoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDEpIC0tIHNl bCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MS8weDAKW1JVTl0JQVJDSF9TRVRfR1Mo MHgyMDAwMDAwMDApLCB0aGVuIHNjaGVkdWxlIHRvIDB4MQoJQmVmb3JlIHNjaGVkdWxlLCBzZXQg c2VsZWN0b3IgdG8gMHgyCglvdGhlciB0aHJlYWQ6IEFSQ0hfU0VUX0dTKDB4MSkgLS0gc2VsIGlz IDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDIw MDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgxCglCZWZvcmUgc2NoZWR1bGUsIHNldCBzZWxl Y3RvciB0byAweDMKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgw CltPS10JR1MvQkFTRSByZW1haW5lZCAweDMvMHgwCltSVU5dCUFSQ0hfU0VUX0dTKDB4MjAwMDAw MDAwKSwgdGhlbiBzY2hlZHVsZSB0byAweDEKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9y IHRvIDB4MmIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRfR1MoMHgxKSAtLSBzZWwgaXMgMHgwCltP S10JR1MvQkFTRSByZW1haW5lZCAweDJiLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAw MCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCW90aGVyIHRocmVhZDogQVJDSF9TRVRf R1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MC8w eDIwMDAwMDAwMApbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUg dG8gMHgyMDAwMDAwMDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MQoJb3Ro ZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlzIDB4MApbT0tdCUdT L0JBU0UgcmVtYWluZWQgMHgxLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDIwMDAwMDAwMCksIHRo ZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCUJlZm9yZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9y IHRvIDB4MgoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAwMCkgLS0gc2VsIGlz IDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgyLzB4MApbUlVOXQlBUkNIX1NFVF9HUygweDIw MDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCUJlZm9yZSBzY2hlZHVsZSwg c2V0IHNlbGVjdG9yIHRvIDB4MwoJb3RoZXIgdGhyZWFkOiBBUkNIX1NFVF9HUygweDIwMDAwMDAw MCkgLS0gc2VsIGlzIDB4MApbT0tdCUdTL0JBU0UgcmVtYWluZWQgMHgzLzB4MApbUlVOXQlBUkNI X1NFVF9HUygweDIwMDAwMDAwMCksIHRoZW4gc2NoZWR1bGUgdG8gMHgyMDAwMDAwMDAKCUJlZm9y ZSBzY2hlZHVsZSwgc2V0IHNlbGVjdG9yIHRvIDB4MmIKCW90aGVyIHRocmVhZDogQVJDSF9TRVRf R1MoMHgyMDAwMDAwMDApIC0tIHNlbCBpcyAweDAKW09LXQlHUy9CQVNFIHJlbWFpbmVkIDB4MmIv MHgwCltSVU5dCUFSQ0hfU0VUX0dTKDApLCBjbGVhciBncywgdGhlbiBtYW5pcHVsYXRlIEdTQkFT RSBpbiBhIGRpZmZlcmVudCB0aHJlYWQKCW90aGVyIHRocmVhZDogdXNpbmcgTERUIHNsb3QgMApb T0tdCUdTQkFTRSByZW1haW5lZCAwCm9rIDEuLjM1IHNlbGZ0ZXN0czogeDg2OiBmc2dzYmFzZV82 NCBbUEFTU10Kc2VsZnRlc3RzOiB4ODY6IHN5c3JldF9yaXBfNjQKPT09PT09PT09PT09PT09PT09 PT09PT09PT09PT09PT09PT09PT09PQpbUlVOXQlzaWdyZXR1cm4gdG8gMHg4MDAwMDAwMDAwMDAK W09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHg4MDAwMDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJuIHRv IDB4MTAwMDAwMDAwMDAwMApbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDEwMDAwMDAwMDAwMDAK W1JVTl0Jc2lncmV0dXJuIHRvIDB4MjAwMDAwMDAwMDAwMApbT0tdCUdvdCBTSUdTRUdWIGF0IFJJ UD0weDIwMDAwMDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJuIHRvIDB4NDAwMDAwMDAwMDAwMApbT0td CUdvdCBTSUdTRUdWIGF0IFJJUD0weDQwMDAwMDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJuIHRvIDB4 ODAwMDAwMDAwMDAwMApbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDgwMDAwMDAwMDAwMDAKW1JV Tl0Jc2lncmV0dXJuIHRvIDB4MTAwMDAwMDAwMDAwMDAKW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9 MHgxMDAwMDAwMDAwMDAwMApbUlVOXQlzaWdyZXR1cm4gdG8gMHgyMDAwMDAwMDAwMDAwMApbT0td CUdvdCBTSUdTRUdWIGF0IFJJUD0weDIwMDAwMDAwMDAwMDAwCltSVU5dCXNpZ3JldHVybiB0byAw eDQwMDAwMDAwMDAwMDAwCltPS10JR290IFNJR1NFR1YgYXQgUklQPTB4NDAwMDAwMDAwMDAwMDAK W1JVTl0Jc2lncmV0dXJuIHRvIDB4ODAwMDAwMDAwMDAwMDAKW09LXQlHb3QgU0lHU0VHViBhdCBS SVA9MHg4MDAwMDAwMDAwMDAwMApbUlVOXQlzaWdyZXR1cm4gdG8gMHgxMDAwMDAwMDAwMDAwMDAK W09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHgxMDAwMDAwMDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJu IHRvIDB4MjAwMDAwMDAwMDAwMDAwCltPS10JR290IFNJR1NFR1YgYXQgUklQPTB4MjAwMDAwMDAw MDAwMDAwCltSVU5dCXNpZ3JldHVybiB0byAweDQwMDAwMDAwMDAwMDAwMApbT0tdCUdvdCBTSUdT RUdWIGF0IFJJUD0weDQwMDAwMDAwMDAwMDAwMApbUlVOXQlzaWdyZXR1cm4gdG8gMHg4MDAwMDAw MDAwMDAwMDAKW09LXQlHb3QgU0lHU0VHViBhdCBSSVA9MHg4MDAwMDAwMDAwMDAwMDAKW1JVTl0J c2lncmV0dXJuIHRvIDB4MTAwMDAwMDAwMDAwMDAwMApbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0w eDEwMDAwMDAwMDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJuIHRvIDB4MjAwMDAwMDAwMDAwMDAwMApb T0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDIwMDAwMDAwMDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJu IHRvIDB4NDAwMDAwMDAwMDAwMDAwMApbT0tdCUdvdCBTSUdTRUdWIGF0IFJJUD0weDQwMDAwMDAw MDAwMDAwMDAKW1JVTl0Jc2lncmV0dXJuIHRvIDB4ODAwMDAwMDAwMDAwMDAwMApbT0tdCUdvdCBT SUdTRUdWIGF0IFJJUD0weDgwMDAwMDAwMDAwMDAwMDAKW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0 aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmUwMDAKW09LXQlXZSBzdXJ2aXZlZApbUlVO XQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDdmZmZmZmZmZjAwMApb T0tdCVdlIHN1cnZpdmVkCltSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdo IHRvIDB4ODAwMDAwMDAwMDAwCltPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmMDAwIGZhaWxlZApb UlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweGZmZmZmZmZmZjAw MApbT0tdCW1yZW1hcCB0byAweGZmZmZmZmZmZTAwMCBmYWlsZWQKW1JVTl0JVHJ5aW5nIGEgU1lT Q0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgxMDAwMDAwMDAwMDAwCltPS10JbXJlbWFwIHRv IDB4ZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMg dGhyb3VnaCB0byAweDFmZmZmZmZmZmYwMDAKW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZlMDAw IGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDIw MDAwMDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlU cnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDNmZmZmZmZmZmYwMDAKW09L XQltcmVtYXAgdG8gMHgzZmZmZmZmZmZlMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxM IHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDQwMDAwMDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHgz ZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhy b3VnaCB0byAweDdmZmZmZmZmZmYwMDAKW09LXQltcmVtYXAgdG8gMHg3ZmZmZmZmZmZlMDAwIGZh aWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDgwMDAw MDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHg3ZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlp bmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweGZmZmZmZmZmZmYwMDAKW09LXQlt cmVtYXAgdG8gMHhmZmZmZmZmZmZlMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRo YXQgZmFsbHMgdGhyb3VnaCB0byAweDEwMDAwMDAwMDAwMDAwCltPS10JbXJlbWFwIHRvIDB4ZmZm ZmZmZmZmZjAwMCBmYWlsZWQKW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91 Z2ggdG8gMHgxZmZmZmZmZmZmZjAwMApbT0tdCW1yZW1hcCB0byAweDFmZmZmZmZmZmZlMDAwIGZh aWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDIwMDAw MDAwMDAwMDAwCltPS10JbXJlbWFwIHRvIDB4MWZmZmZmZmZmZmYwMDAgZmFpbGVkCltSVU5dCVRy eWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4M2ZmZmZmZmZmZmYwMDAKW09L XQltcmVtYXAgdG8gMHgzZmZmZmZmZmZmZTAwMCBmYWlsZWQKW1JVTl0JVHJ5aW5nIGEgU1lTQ0FM TCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg0MDAwMDAwMDAwMDAwMApbT0tdCW1yZW1hcCB0byAw eDNmZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMg dGhyb3VnaCB0byAweDdmZmZmZmZmZmZmMDAwCltPS10JbXJlbWFwIHRvIDB4N2ZmZmZmZmZmZmUw MDAgZmFpbGVkCltSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4 ODAwMDAwMDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHg3ZmZmZmZmZmZmZjAwMCBmYWlsZWQKW1JV Tl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHhmZmZmZmZmZmZmZjAw MApbT0tdCW1yZW1hcCB0byAweGZmZmZmZmZmZmZlMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBT WVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDEwMDAwMDAwMDAwMDAwMApbT0tdCW1yZW1h cCB0byAweGZmZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQg ZmFsbHMgdGhyb3VnaCB0byAweDFmZmZmZmZmZmZmZjAwMApbT0tdCW1yZW1hcCB0byAweDFmZmZm ZmZmZmZmZTAwMCBmYWlsZWQKW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91 Z2ggdG8gMHgyMDAwMDAwMDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZmZmYwMDAg ZmFpbGVkCltSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhhdCBmYWxscyB0aHJvdWdoIHRvIDB4M2Zm ZmZmZmZmZmZmMDAwCltPS10JbXJlbWFwIHRvIDB4M2ZmZmZmZmZmZmZlMDAwIGZhaWxlZApbUlVO XQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDQwMDAwMDAwMDAwMDAw MApbT0tdCW1yZW1hcCB0byAweDNmZmZmZmZmZmZmZjAwMCBmYWlsZWQKW1JVTl0JVHJ5aW5nIGEg U1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHg3ZmZmZmZmZmZmZmYwMDAKW09LXQltcmVt YXAgdG8gMHg3ZmZmZmZmZmZmZmUwMDAgZmFpbGVkCltSVU5dCVRyeWluZyBhIFNZU0NBTEwgdGhh dCBmYWxscyB0aHJvdWdoIHRvIDB4ODAwMDAwMDAwMDAwMDAwCltPS10JbXJlbWFwIHRvIDB4N2Zm ZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhy b3VnaCB0byAweGZmZmZmZmZmZmZmZjAwMApbT0tdCW1yZW1hcCB0byAweGZmZmZmZmZmZmZmZTAw MCBmYWlsZWQKW1JVTl0JVHJ5aW5nIGEgU1lTQ0FMTCB0aGF0IGZhbGxzIHRocm91Z2ggdG8gMHgx MDAwMDAwMDAwMDAwMDAwCltPS10JbXJlbWFwIHRvIDB4ZmZmZmZmZmZmZmZmMDAwIGZhaWxlZApb UlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDFmZmZmZmZmZmZm ZmYwMDAKW09LXQltcmVtYXAgdG8gMHgxZmZmZmZmZmZmZmZlMDAwIGZhaWxlZApbUlVOXQlUcnlp bmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDIwMDAwMDAwMDAwMDAwMDAKW09L XQltcmVtYXAgdG8gMHgxZmZmZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVND QUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAweDNmZmZmZmZmZmZmZmYwMDAKW09LXQltcmVtYXAg dG8gMHgzZmZmZmZmZmZmZmZlMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQg ZmFsbHMgdGhyb3VnaCB0byAweDQwMDAwMDAwMDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHgzZmZm ZmZmZmZmZmZmMDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhy b3VnaCB0byAweDdmZmZmZmZmZmZmZmYwMDAKW09LXQltcmVtYXAgdG8gMHg3ZmZmZmZmZmZmZmZl MDAwIGZhaWxlZApbUlVOXQlUcnlpbmcgYSBTWVNDQUxMIHRoYXQgZmFsbHMgdGhyb3VnaCB0byAw eDgwMDAwMDAwMDAwMDAwMDAKW09LXQltcmVtYXAgdG8gMHg3ZmZmZmZmZmZmZmZmMDAwIGZhaWxl ZApvayAxLi4zNiBzZWxmdGVzdHM6IHg4Njogc3lzcmV0X3JpcF82NCBbUEFTU10Kc2VsZnRlc3Rz OiB4ODY6IGxkdF9nZHRfNjQKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09 PQpbTk9URV0Jc2V0X3RocmVhZF9hcmVhIGlzIGF2YWlsYWJsZTsgd2lsbCB1c2UgR0RUIGluZGV4 IDEyCltPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDA0MEZCMDAgYW5kIGxpbWl0IDB4MDAwMDAw MEEKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZG RgpbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgw MEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQK W09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEMwRkIwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpb T0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltP S10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDdCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKW09L XQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDkwN0IwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbT0td CUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3MzAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltPS10J TERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDcxMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKW09LXQlM RFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzUwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbT0tdCUxE VCBlbnRyeSAyIGhhcyBBUiAweDAwNTA3NzAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCltPS10JTERU IGVudHJ5IDIgaGFzIEFSIDB4MDA1MDdGMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKW09LXQlMRFQg ZW50cnkgMiBoYXMgQVIgMHgwMDUwN0QwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbT0tdCUxEVCBl bnRyeSAyIGhhcyBBUiAweDAwNTA3QjAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCltPS10JTERUIGVu dHJ5IDIgaGFzIEFSIDB4MDA1MDc5MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKW09LXQlMRFQgZW50 cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbUlVOXQlUZXN0IGZv cmsKW09LXQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAw QQpbT0tdCUxEVCBlbnRyeSAxIGlzIGludmFsaWQKW09LXQlMRFQgZW50cnkgMCBpcyBpbnZhbGlk CltOT1RFXQlzZXRfdGhyZWFkX2FyZWEgaXMgYXZhaWxhYmxlOyB3aWxsIHVzZSBHRFQgaW5kZXgg MTIKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDQwRkIwMCBhbmQgbGltaXQgMHgwMDAwMDAw QQpbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZG CltPS10JTERUIGVudHJ5IDEgaXMgaW52YWxpZApbT0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAw QzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltPS10JTERUIGVudHJ5IDEgaXMgaW52YWxpZApb T0tdCUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwQzBGQjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltP S10JTERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMEZCMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKW09L XQlMRFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwN0IwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbT0td CUxEVCBlbnRyeSAyIGhhcyBBUiAweDAwOTA3QjAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltPS10J TERUIGVudHJ5IDIgaGFzIEFSIDB4MDBEMDczMDAgYW5kIGxpbWl0IDB4MDAwMEFGRkYKW09LXQlM RFQgZW50cnkgMiBoYXMgQVIgMHgwMEQwNzEwMCBhbmQgbGltaXQgMHgwMDAwQUZGRgpbT0tdCUxE VCBlbnRyeSAyIGhhcyBBUiAweDAwRDA3NTAwIGFuZCBsaW1pdCAweDAwMDBBRkZGCltPS10JTERU IGVudHJ5IDIgaGFzIEFSIDB4MDA1MDc3MDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKW09LXQlMRFQg ZW50cnkgMiBoYXMgQVIgMHgwMDUwN0YwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbT0tdCUxEVCBl bnRyeSAyIGhhcyBBUiAweDAwNTA3RDAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCltPS10JTERUIGVu dHJ5IDIgaGFzIEFSIDB4MDA1MDdCMDAgYW5kIGxpbWl0IDB4MDAwMDAwMEEKW09LXQlMRFQgZW50 cnkgMiBoYXMgQVIgMHgwMDUwNzkwMCBhbmQgbGltaXQgMHgwMDAwMDAwQQpbT0tdCUxEVCBlbnRy eSAyIGhhcyBBUiAweDAwNTA3OTAwIGFuZCBsaW1pdCAweDAwMDAwMDBBCltSVU5dCVRlc3QgZm9y awpbT0tdCUNoaWxkIHN1Y2NlZWRlZApbUlVOXQlUZXN0IHNpemUKW0RPTkVdCVNpemUgdGVzdApb T0tdCW1vZGlmeV9sZHQgZmFpbHVyZSAyMgpbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwMDBG MzAwIGFuZCBsaW1pdCAweDAwMDAwMDAwCltPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDAwMDcz MDAgYW5kIGxpbWl0IDB4MDAwMDAwMDAKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDAwRjEw MCBhbmQgbGltaXQgMHgwMDAwMDAwMApbT0tdCUxEVCBlbnRyeSAwIGhhcyBBUiAweDAwMDA3MzAw IGFuZCBsaW1pdCAweDAwMDAwMDAwCltPS10JTERUIGVudHJ5IDAgaGFzIEFSIDB4MDAwMDcxMDAg YW5kIGxpbWl0IDB4MDAwMDAwMDEKW09LXQlMRFQgZW50cnkgMCBoYXMgQVIgMHgwMDAwNzEwMCBh bmQgbGltaXQgMHgwMDAwMDAwMApbT0tdCUxEVCBlbnRyeSAwIGlzIGludmFsaWQKW09LXQlMRFQg ZW50cnkgMCBoYXMgQVIgMHgwMDQwRjMwMCBhbmQgbGltaXQgMHgwMDBGRkZGRgpbT0tdCUxEVCBl bnRyeSAwIGhhcyBBUiAweDAwQzBGMzAwIGFuZCBsaW1pdCAweEZGRkZGRkZGCltPS10JTERUIGVu dHJ5IDAgaGFzIEFSIDB4MDBDMEYxMDAgYW5kIGxpbWl0IDB4RkZGRkZGRkYKW09LXQlMRFQgZW50 cnkgMCBoYXMgQVIgMHgwMEMwRjcwMCBhbmQgbGltaXQgMHhGRkZGRkZGRgpbT0tdCUxEVCBlbnRy eSAwIGhhcyBBUiAweDAwQzBGNTAwIGFuZCBsaW1pdCAweEZGRkZGRkZGCltPS10JTERUIGVudHJ5 IDAgaXMgaW52YWxpZApbUlVOXQlDcm9zcy1DUFUgTERUIGludmFsaWRhdGlvbgpbT0tdCUFsbCA1 IGl0ZXJhdGlvbnMgc3VjY2VlZGVkCltSVU5dCVRlc3QgZXhlYwpbT0tdCUxEVCBlbnRyeSAwIGhh cyBBUiAweDAwNDBGQjAwIGFuZCBsaW1pdCAweDAwMDAwMDJBCltPS10JQ2hpbGQgc3VjY2VlZGVk CltPS10JSW52YWxpZGF0ZSBEUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IERTID0gMHgwCltP S10JSW52YWxpZGF0ZSBFUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IEVTID0gMHgwCltPS10J SW52YWxpZGF0ZSBGUyB3aXRoIHNldF90aHJlYWRfYXJlYTogbmV3IEZTID0gMHgwCltPS10JTmV3 IEZTQkFTRSB3YXMgemVybwpbT0tdCUludmFsaWRhdGUgR1Mgd2l0aCBzZXRfdGhyZWFkX2FyZWE6 IG5ldyBHUyA9IDB4MApbT0tdCU5ldyBHU0JBU0Ugd2FzIHplcm8Kb2sgMS4uMzcgc2VsZnRlc3Rz OiB4ODY6IGxkdF9nZHRfNjQgW1BBU1NdCnNlbGZ0ZXN0czogeDg2OiBwdHJhY2Vfc3lzY2FsbF82 NAo9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CltSVU5dCUNoZWNrIGlu dDgwIHJldHVybiByZWdzCltPS10JZ2V0cGlkKCkgcHJlc2VydmVzIHJlZ3MKW09LXQlraWxsKGdl dHBpZCgpLCBTSUdVU1IxKSBwcmVzZXJ2ZXMgcmVncwpbUlVOXQlwdHJhY2UtaW5kdWNlZCBzeXNj YWxsIHJlc3RhcnQKW1JVTl0JU1lTRU1VCltPS10JSW5pdGlhbCBuciBhbmQgYXJncyBhcmUgY29y cmVjdApbUlVOXQlSZXN0YXJ0IHRoZSBzeXNjYWxsIChpcCA9IDB4N2ZkOTZkMjhiMzA5KQpbT0td CVJlc3RhcnRlZCBuciBhbmQgYXJncyBhcmUgY29ycmVjdApbUlVOXQlDaGFuZ2UgbnIgYW5kIGFy Z3MgYW5kIHJlc3RhcnQgdGhlIHN5c2NhbGwgKGlwID0gMHg3ZmQ5NmQyOGIzMDkpCltPS10JUmVw bGFjZW1lbnQgbnIgYW5kIGFyZ3MgYXJlIGNvcnJlY3QKW09LXQlDaGlsZCBleGl0ZWQgY2xlYW5s eQpbUlVOXQlrZXJuZWwgc3lzY2FsbCByZXN0YXJ0IHVuZGVyIHB0cmFjZQpbUlVOXQlTWVNDQUxM CltPS10JSW5pdGlhbCBuciBhbmQgYXJncyBhcmUgY29ycmVjdApbUlVOXQlTWVNDQUxMCltPS10J QXJncyBhZnRlciBTSUdVU1IxIGFyZSBjb3JyZWN0IChheCA9IC01MTQpCltPS10JQ2hpbGQgZ290 IFNJR1VTUjEKW1JVTl0JU3RlcCBhZ2FpbgpbT0tdCXBhdXNlKDIpIHJlc3RhcnRlZCBjb3JyZWN0 bHkKb2sgMS4uMzggc2VsZnRlc3RzOiB4ODY6IHB0cmFjZV9zeXNjYWxsXzY0IFtQQVNTXQptYWtl OiBMZWF2aW5nIGRpcmVjdG9yeSAnL3Vzci9zcmMvcGVyZl9zZWxmdGVzdHMteDg2XzY0LXJoZWwt Ny4yLTYwYjExOWNhZTg2ZWNiMzAwZmE1MGZkMTA3MTIyZTM1NjgxNTY5OTEvdG9vbHMvdGVzdGlu Zy9zZWxmdGVzdHMveDg2JwppZ25vcmVkX2J5X2xrcCB6cmFtIHRlc3QK --===============2871883783618193533==--