From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=zeyH=Q7=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-5.5 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED,USER_AGENT_MUTT
	autolearn=ham autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id C4466C43381
	for <linux-kernel@archiver.kernel.org>; Sun, 24 Feb 2019 13:25:58 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 8689C206B6
	for <linux-kernel@archiver.kernel.org>; Sun, 24 Feb 2019 13:25:58 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728369AbfBXNZ5 (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Sun, 24 Feb 2019 08:25:57 -0500
Received: from honk.sigxcpu.org ([24.134.29.49]:55403 "EHLO honk.sigxcpu.org"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1728121AbfBXNZ4 (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 24 Feb 2019 08:25:56 -0500
Received: from localhost (localhost [127.0.0.1])
        by honk.sigxcpu.org (Postfix) with ESMTP id 64ADDFB03;
        Sun, 24 Feb 2019 14:25:52 +0100 (CET)
X-Virus-Scanned: Debian amavisd-new at honk.sigxcpu.org
Received: from honk.sigxcpu.org ([127.0.0.1])
        by localhost (honk.sigxcpu.org [127.0.0.1]) (amavisd-new, port 10024)
        with ESMTP id yJyajUATgFw1; Sun, 24 Feb 2019 14:25:49 +0100 (CET)
Received: by bogon.sigxcpu.org (Postfix, from userid 1000)
        id 9532F43558; Sun, 24 Feb 2019 14:25:48 +0100 (CET)
Date:   Sun, 24 Feb 2019 14:25:48 +0100
From:   Guido =?iso-8859-1?Q?G=FCnther?= <agx@sigxcpu.org>
To:     Sam Ravnborg <sam@ravnborg.org>
Cc:     Thierry Reding <thierry.reding@gmail.com>,
        David Airlie <airlied@linux.ie>,
        Daniel Vetter <daniel@ffwll.ch>, linux-kernel@vger.kernel.org,
        dri-devel@lists.freedesktop.org
Subject: Re: [PATCH 3/3] drm/panel: Add Rocktech jh057n00900 panel driver
Message-ID: <20190224132548.GA6007@bogon.m.sigxcpu.org>
References: <cover.1550943220.git.agx@sigxcpu.org>
 <79858664af8ee2f725e53d902ce46b447ac8fcfc.1550943220.git.agx@sigxcpu.org>
 <20190223220304.GA20290@ravnborg.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <20190223220304.GA20290@ravnborg.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Sam,
On Sat, Feb 23, 2019 at 11:03:04PM +0100, Sam Ravnborg wrote:
> Hi Guido.
> 
> Thanks for this patch.
> See below for some review feedback.

Thanks for having look! This is what I've folded in for v2:

Changes from v1
* As per review comments from Sam Ravnborg
  * Make SPDX-License-Identifier match MODULE_LICENSE
  * Sort include files alphabetically
  * Drop drmP.h and use individual includes
  * Drop superfuous 'x' in mode printout on error path
  * Allpixelson_set: Add proper space around '*'
  * Drop superfluous put_device(&ctx->backlight->dev);
  * Add /* Sentinel */ in jh057n_of_match
  * Drop jh057n->enabled
  * Drop drm_display_info_set_bus_formats
* Kconfig: Depend on BACKLIGHT_CLASS_DEVICE which somehow got lost
* Move jh057n_enable close to jh057n_disable

I'll hold off a v2 in case there are further comments.

> The driver includes the "allpixelson_set" debugfs feature.
> Is this a debug leftover, or is there a real need for this?
> If this is a debug feature that is no logner needed then no
> need to add it to the mainline driver.

That debugfs entry is a life saver when staring at a blank screen and
trying to figure out what is broken. If a

   echo 1 > /sys/kernel/debug/jh057n00900/allpixelson

lights up the screen then DSI LP mode communication is working. One can
then focus on the video mode (pixel clock, polarity, ...). So if at all
possible I'd leave that in since it might help to diagnose problems not
only in the driver but in upper DSI layers (phy, dsi host).

Cheers,
 -- Guido

> 
> 	Sam
> 
> On Sat, Feb 23, 2019 at 06:39:44PM +0100, Guido Günther wrote:
> > Support Rocktech jh057n00900 5.5" 720x1440 TFT LCD panel. It is a MIPI
> > DSI video mode panel.
> > 
> > The panel seems to use a Sitronix ST7703 look alike (most of the
> > commands look similar to the ST7703's data sheet but use a different
> > number of parameters). The initial version of the DSI init sequence
> > (including sleeps) were provided by the vendor. Sleeps were reduced
> > considerably though to speed up initialization.
> > 
> > Signed-off-by: Guido Günther <agx@sigxcpu.org>
> > ---
> > +++ b/drivers/gpu/drm/panel/panel-rocktech-jh057n00900.c
> > @@ -0,0 +1,414 @@
> > +// SPDX-License-Identifier: GPL-2.0+
> > +/*
> > + * Rockteck jh057n00900 5.5" MIPI-DSI panel driver
> > + *
> > + * Copyright (C) Purism SPC 2019
> > + */
> > +#include <drm/drmP.h>
> > +#include <drm/drm_mipi_dsi.h>
> > +#include <drm/drm_panel.h>
> > +#include <linux/backlight.h>
> > +#include <linux/gpio/consumer.h>
> > +#include <video/mipi_display.h>
> > +#include <video/display_timing.h>
> > +#include <linux/debugfs.h>
> 1) Drop use of drmP.h - it is dreprecated and shall not be used for new drivers
> 2) Group the include files, and within each group sort them alphabetically
> 
> > +
> > +#define DRV_NAME "jh057n00900"
> > +
> > +/* Manufacturer specific Commands send via DSI */
> > +#define ST7703_CMD_ALL_PIXEL_OFF 0x22
> > +#define ST7703_CMD_ALL_PIXEL_ON	 0x23
> > +#define ST7703_CMD_SETDISP	 0xB2
> > +#define ST7703_CMD_SETRGBIF	 0xB3
> > +#define ST7703_CMD_SETCYC	 0xB4
> > +#define ST7703_CMD_SETBGP	 0xB5
> > +#define ST7703_CMD_SETVCOM	 0xB6
> > +#define ST7703_CMD_SETOTP	 0xB7
> > +#define ST7703_CMD_SETPOWER_EXT	 0xB8
> > +#define ST7703_CMD_SETEXTC	 0xB9
> > +#define ST7703_CMD_SETMIPI	 0xBA
> > +#define ST7703_CMD_SETVDC	 0xBC
> > +#define ST7703_CMD_SETSCR	 0xC0
> > +#define ST7703_CMD_SETPOWER	 0xC1
> > +#define ST7703_CMD_SETPANEL	 0xCC
> > +#define ST7703_CMD_SETGAMMA	 0xE0
> > +#define ST7703_CMD_SETEQ	 0xE3
> > +#define ST7703_CMD_SETGIP1	 0xE9
> > +#define ST7703_CMD_SETGIP2	 0xEA
> > +
> > +struct jh057n {
> > +	struct device *dev;
> > +	struct drm_panel panel;
> > +	struct gpio_desc *reset_gpio;
> > +	struct backlight_device *backlight;
> > +	bool prepared;
> > +	bool enabled;
> enabled is used only to protect from calling backlight_disable()
> again. There is nothing (as far as I can see) that should make
> calling backlight_disbale() bad if already disabled.
> So consider if this can be dropped.
> 
> 
> > +
> > +	struct dentry *debugfs;
> > +};
> > +
> > +static inline struct jh057n *panel_to_jh057n(struct drm_panel *panel)
> > +{
> > +	return container_of(panel, struct jh057n, panel);
> > +}
> > +
> > +#define dsi_generic_write_seq(dsi, seq...) do {				\
> > +		static const u8 d[] = { seq };				\
> > +		int ret;						\
> > +		ret = mipi_dsi_generic_write(dsi, d, ARRAY_SIZE(d));	\
> > +		if (ret < 0)						\
> > +			return ret;					\
> > +	} while (0)
> > +
> > +static int jh057n_init_sequence(struct jh057n *ctx)
> > +{
> > +	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
> > +	struct device *dev = ctx->dev;
> > +	int ret;
> > +
> > +	/*
> > +	 * Init sequence was supplied by the panel vendor. Most of the commands
> > +	 * resemble the ST7703 but the number of parameters often don't match
> > +	 * so it's likely a clone.
> > +	 */
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETEXTC,
> > +			      0xF1, 0x12, 0x83);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETRGBIF,
> > +			      0x10, 0x10, 0x05, 0x05, 0x03, 0xFF, 0x00, 0x00,
> > +			      0x00, 0x00);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETSCR,
> > +			      0x73, 0x73, 0x50, 0x50, 0x00, 0x00, 0x08, 0x70,
> > +			      0x00);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETVDC, 0x4E);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETPANEL, 0x0B);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETCYC, 0x80);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETDISP, 0xF0, 0x12, 0x30);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETEQ,
> > +			      0x07, 0x07, 0x0B, 0x0B, 0x03, 0x0B, 0x00, 0x00,
> > +			      0x00, 0x00, 0xFF, 0x00, 0xC0, 0x10);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETBGP, 0x08, 0x08);
> > +	msleep(20);
> > +
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETVCOM, 0x3F, 0x3F);
> > +	dsi_generic_write_seq(dsi, 0xBF, 0x02, 0x11, 0x00);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETGIP1,
> > +			      0x82, 0x10, 0x06, 0x05, 0x9E, 0x0A, 0xA5, 0x12,
> > +			      0x31, 0x23, 0x37, 0x83, 0x04, 0xBC, 0x27, 0x38,
> > +			      0x0C, 0x00, 0x03, 0x00, 0x00, 0x00, 0x0C, 0x00,
> > +			      0x03, 0x00, 0x00, 0x00, 0x75, 0x75, 0x31, 0x88,
> > +			      0x88, 0x88, 0x88, 0x88, 0x88, 0x13, 0x88, 0x64,
> > +			      0x64, 0x20, 0x88, 0x88, 0x88, 0x88, 0x88, 0x88,
> > +			      0x02, 0x88, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> > +			      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETGIP2,
> > +			      0x02, 0x21, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> > +			      0x00, 0x00, 0x00, 0x00, 0x02, 0x46, 0x02, 0x88,
> > +			      0x88, 0x88, 0x88, 0x88, 0x88, 0x64, 0x88, 0x13,
> > +			      0x57, 0x13, 0x88, 0x88, 0x88, 0x88, 0x88, 0x88,
> > +			      0x75, 0x88, 0x23, 0x14, 0x00, 0x00, 0x02, 0x00,
> > +			      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
> > +			      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0x0A,
> > +			      0xA5, 0x00, 0x00, 0x00, 0x00);
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_SETGAMMA,
> > +			      0x00, 0x09, 0x0E, 0x29, 0x2D, 0x3C, 0x41, 0x37,
> > +			      0x07, 0x0B, 0x0D, 0x10, 0x11, 0x0F, 0x10, 0x11,
> > +			      0x18, 0x00, 0x09, 0x0E, 0x29, 0x2D, 0x3C, 0x41,
> > +			      0x37, 0x07, 0x0B, 0x0D, 0x10, 0x11, 0x0F, 0x10,
> > +			      0x11, 0x18);
> > +	msleep(20);
> > +
> > +	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);
> > +	if (ret < 0) {
> > +		DRM_DEV_ERROR(dev, "Failed to exit sleep mode");
> > +		return ret;
> > +	}
> > +	/* Panel is operational 120 msec after reset */
> > +	msleep(60);
> > +	ret = mipi_dsi_dcs_set_display_on(dsi);
> > +	if (ret)
> > +		return ret;
> > +
> > +	DRM_DEV_DEBUG_DRIVER(dev, "Panel init sequence done");
> > +	return 0;
> > +}
> > +
> > +static int jh057n_disable(struct drm_panel *panel)
> > +{
> > +	struct jh057n *ctx = panel_to_jh057n(panel);
> > +	int ret;
> > +
> > +	if (!ctx->enabled)
> > +		return 0;
> > +
> > +	ret = backlight_disable(ctx->backlight);
> > +	if (ret < 0)
> > +		return ret;
> > +
> > +	ctx->enabled = false;
> > +
> > +	return 0;
> > +}
> 
> If ctx->enable is dropped then this function becomes:
> 
> > +static int jh057n_disable(struct drm_panel *panel)
> > +{
> > +	struct jh057n *ctx = panel_to_jh057n(panel);
> > +
> > +	backlight_disable(ctx->backlight);
> > +
> > +	return 0;
> > +}
> 
> 
> 
> > +static const struct drm_display_mode default_mode = {
> > +	.hdisplay    = 720,
> > +	.hsync_start = 720 + 90,
> > +	.hsync_end   = 720 + 90 + 20,
> > +	.htotal	     = 720 + 90 + 20 + 20,
> > +	.vdisplay    = 1440,
> > +	.vsync_start = 1440 + 20,
> > +	.vsync_end   = 1440 + 20 + 4,
> > +	.vtotal	     = 1440 + 20 + 4 + 12,
> > +	.vrefresh    = 60,
> > +	.clock	     = 75276,
> > +	.flags	     = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,
> > +	.width_mm    = 65,
> > +	.height_mm   = 130,
> > +};
> > +
> > +static int jh057n_get_modes(struct drm_panel *panel)
> > +{
> > +	struct drm_display_mode *mode;
> > +	u32 bus_format = MEDIA_BUS_FMT_RGB888_1X24;
> > +	int ret;
> > +
> > +	mode = drm_mode_duplicate(panel->drm, &default_mode);
> > +	if (!mode) {
> > +		DRM_ERROR("Failed to add mode %ux%ux@%u",
> Should this be?
> > +		DRM_ERROR("Failed to add mode %ux%u@%u",
> (Note the second 'x' was dropped.
> 
> 
> > +			  default_mode.hdisplay, default_mode.vdisplay,
> > +			  default_mode.vrefresh);
> > +		return -ENOMEM;
> > +	}
> > +
> > +	drm_mode_set_name(mode);
> > +
> > +	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
> > +	panel->connector->display_info.width_mm = mode->width_mm;
> > +	panel->connector->display_info.height_mm = mode->height_mm;
> > +	ret = drm_display_info_set_bus_formats(&panel->connector->display_info,
> > +					       &bus_format, 1);
> It is my understanding that for spi controlled displays there is no need to set
> the bus_format.
> 
> > +	if (ret)
> > +		return ret;
> > +
> > +	drm_mode_probed_add(panel->connector, mode);
> > +
> > +	return 1;
> > +}
> > +
> 
> > +static int allpixelson_set(void *data, u64 val)
> > +{
> > +	struct jh057n *ctx = data;
> > +	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
> > +
> > +	DRM_DEV_DEBUG_DRIVER(ctx->dev, "Setting all pixels on");
> > +	dsi_generic_write_seq(dsi, ST7703_CMD_ALL_PIXEL_ON);
> > +	msleep(val*1000);
> If this is kept, then add spaces around operator '*'
> > +	/* Reset the panel to get video back */
> > +	drm_panel_disable(&ctx->panel);
> > +	drm_panel_unprepare(&ctx->panel);
> > +	drm_panel_prepare(&ctx->panel);
> > +	drm_panel_enable(&ctx->panel);
> > +
> > +	return 0;
> > +}
> > +
> > +DEFINE_SIMPLE_ATTRIBUTE(allpixelson_fops, NULL,
> > +			allpixelson_set, "%llu\n");
> > +
> > +static int jh057n_debugfs_init(struct jh057n *ctx)
> > +{
> > +	struct dentry *f;
> > +
> > +	ctx->debugfs = debugfs_create_dir(DRV_NAME, NULL);
> > +	if (!ctx->debugfs)
> > +		return -ENOMEM;
> > +
> > +	f = debugfs_create_file("allpixelson", 0600,
> > +				ctx->debugfs, ctx, &allpixelson_fops);
> > +	if (!f)
> > +		return -ENOMEM;
> > +
> > +	return 0;
> > +}
> > +
> > +static void jh057n_debugfs_remove(struct jh057n *ctx)
> > +{
> > +	debugfs_remove_recursive(ctx->debugfs);
> > +	ctx->debugfs = NULL;
> > +}
> > +
> > +static int jh057n_probe(struct mipi_dsi_device *dsi)
> > +{
> > +	struct device *dev = &dsi->dev;
> > +	struct jh057n *ctx;
> > +	int ret;
> > +
> > +	ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
> > +	if (!ctx)
> > +		return -ENOMEM;
> > +
> > +	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
> > +	if (IS_ERR(ctx->reset_gpio)) {
> > +		DRM_DEV_ERROR(dev, "cannot get reset gpio");
> > +		return PTR_ERR(ctx->reset_gpio);
> > +	}
> > +
> > +	mipi_dsi_set_drvdata(dsi, ctx);
> > +
> > +	ctx->dev = dev;
> > +
> > +	dsi->lanes = 4;
> > +	dsi->format = MIPI_DSI_FMT_RGB888;
> > +	dsi->mode_flags = MIPI_DSI_MODE_VIDEO |
> > +		MIPI_DSI_MODE_VIDEO_BURST | MIPI_DSI_MODE_VIDEO_SYNC_PULSE;
> > +
> > +	ctx->backlight = devm_of_find_backlight(dev);
> > +	if (IS_ERR(ctx->backlight))
> > +		return PTR_ERR(ctx->backlight);
> > +
> > +	drm_panel_init(&ctx->panel);
> > +	ctx->panel.dev = dev;
> > +	ctx->panel.funcs = &jh057n_drm_funcs;
> > +
> > +	drm_panel_add(&ctx->panel);
> > +
> > +	ret = mipi_dsi_attach(dsi);
> > +	if (ret < 0) {
> > +		DRM_DEV_ERROR(dev, "mipi_dsi_attach failed. Is host ready?");
> > +		drm_panel_remove(&ctx->panel);
> > +		goto err;
> > +	}
> > +
> > +	DRM_INFO(DRV_NAME "_panel %ux%u@%u %ubpp dsi %udl - ready",
> > +		 default_mode.hdisplay, default_mode.vdisplay,
> > +		 default_mode.vrefresh,
> > +		 mipi_dsi_pixel_format_to_bpp(dsi->format), dsi->lanes);
> > +
> > +	jh057n_debugfs_init(ctx);
> > +	return 0;
> > +
> > +err:
> > +	if (ctx->backlight)
> > +		put_device(&ctx->backlight->dev);
> No need for this check, it is handled by the devm_ infrastructure
> 
> > +	return ret;
> > +
> > +}
> > +
> > +static void jh057n_shutdown(struct mipi_dsi_device *dsi)
> > +{
> > +	struct jh057n *ctx = mipi_dsi_get_drvdata(dsi);
> > +	int ret;
> > +
> > +	ret = jh057n_unprepare(&ctx->panel);
> > +	if (ret < 0)
> > +		DRM_DEV_ERROR(&dsi->dev, "Failed to unprepare panel: %d\n",
> > +			      ret);
> > +
> > +	ret = jh057n_disable(&ctx->panel);
> > +	if (ret < 0)
> > +		DRM_DEV_ERROR(&dsi->dev, "Failed to disable panel: %d\n",
> > +			      ret);
> > +}
> > +
> > +static int jh057n_remove(struct mipi_dsi_device *dsi)
> > +{
> > +	struct jh057n *ctx = mipi_dsi_get_drvdata(dsi);
> > +	int ret;
> > +
> > +	jh057n_shutdown(dsi);
> > +
> > +	ret = mipi_dsi_detach(dsi);
> > +	if (ret < 0)
> > +		DRM_DEV_ERROR(&dsi->dev, "Failed to detach from DSI host: %d\n",
> > +			      ret);
> > +
> > +	drm_panel_remove(&ctx->panel);
> > +
> > +	if (ctx->backlight)
> > +		put_device(&ctx->backlight->dev);
> No need for this check, it is handled by the devm_ infrastructure
> 
> > +
> > +	jh057n_debugfs_remove(ctx);
> > +
> > +	return 0;
> > +}
> > +
> > +static const struct of_device_id jh057n_of_match[] = {
> > +	{ .compatible = "rocktech,jh057n00900" },
> > +	{ }
> Consider replacing { } with
> 	{ /* Sentinel */ }
> This is how it looks in many other drivers.
> 
> > +};
> > +MODULE_DEVICE_TABLE(of, jh057n_of_match);
> > +
> > +static struct mipi_dsi_driver jh057n_driver = {
> > +	.probe	= jh057n_probe,
> > +	.remove = jh057n_remove,
> > +	.shutdown = jh057n_shutdown,
> > +	.driver = {
> > +		.name = DRV_NAME "_panel",
> > +		.of_match_table = jh057n_of_match,
> > +	},
> > +};
> > +module_mipi_dsi_driver(jh057n_driver);
> > +
> > +MODULE_AUTHOR("Guido Günther <agx@sigxcpu.org>");
> > +MODULE_DESCRIPTION("DRM driver for Rocktech JH057N00900 MIPI DSI panel");
> > +MODULE_LICENSE("GPL v2");
> SPDX says this:
> > +// SPDX-License-Identifier: GPL-2.0+
> 
> As far as I can tell this is not the same license.
> 

From mboxrd@z Thu Jan  1 00:00:00 1970
From: Guido =?iso-8859-1?Q?G=FCnther?= <agx@sigxcpu.org>
Subject: Re: [PATCH 3/3] drm/panel: Add Rocktech jh057n00900 panel driver
Date: Sun, 24 Feb 2019 14:25:48 +0100
Message-ID: <20190224132548.GA6007@bogon.m.sigxcpu.org>
References: <cover.1550943220.git.agx@sigxcpu.org>
 <79858664af8ee2f725e53d902ce46b447ac8fcfc.1550943220.git.agx@sigxcpu.org>
 <20190223220304.GA20290@ravnborg.org>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
Received: from honk.sigxcpu.org (honk.sigxcpu.org [24.134.29.49])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 12686897FD
 for <dri-devel@lists.freedesktop.org>; Sun, 24 Feb 2019 13:25:54 +0000 (UTC)
Content-Disposition: inline
In-Reply-To: <20190223220304.GA20290@ravnborg.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Sam Ravnborg <sam@ravnborg.org>
Cc: David Airlie <airlied@linux.ie>, dri-devel@lists.freedesktop.org, Thierry Reding <thierry.reding@gmail.com>, linux-kernel@vger.kernel.org
List-Id: dri-devel@lists.freedesktop.org

SGkgU2FtLApPbiBTYXQsIEZlYiAyMywgMjAxOSBhdCAxMTowMzowNFBNICswMTAwLCBTYW0gUmF2
bmJvcmcgd3JvdGU6Cj4gSGkgR3VpZG8uCj4gCj4gVGhhbmtzIGZvciB0aGlzIHBhdGNoLgo+IFNl
ZSBiZWxvdyBmb3Igc29tZSByZXZpZXcgZmVlZGJhY2suCgpUaGFua3MgZm9yIGhhdmluZyBsb29r
ISBUaGlzIGlzIHdoYXQgSSd2ZSBmb2xkZWQgaW4gZm9yIHYyOgoKQ2hhbmdlcyBmcm9tIHYxCiog
QXMgcGVyIHJldmlldyBjb21tZW50cyBmcm9tIFNhbSBSYXZuYm9yZwogICogTWFrZSBTUERYLUxp
Y2Vuc2UtSWRlbnRpZmllciBtYXRjaCBNT0RVTEVfTElDRU5TRQogICogU29ydCBpbmNsdWRlIGZp
bGVzIGFscGhhYmV0aWNhbGx5CiAgKiBEcm9wIGRybVAuaCBhbmQgdXNlIGluZGl2aWR1YWwgaW5j
bHVkZXMKICAqIERyb3Agc3VwZXJmdW91cyAneCcgaW4gbW9kZSBwcmludG91dCBvbiBlcnJvciBw
YXRoCiAgKiBBbGxwaXhlbHNvbl9zZXQ6IEFkZCBwcm9wZXIgc3BhY2UgYXJvdW5kICcqJwogICog
RHJvcCBzdXBlcmZsdW91cyBwdXRfZGV2aWNlKCZjdHgtPmJhY2tsaWdodC0+ZGV2KTsKICAqIEFk
ZCAvKiBTZW50aW5lbCAqLyBpbiBqaDA1N25fb2ZfbWF0Y2gKICAqIERyb3AgamgwNTduLT5lbmFi
bGVkCiAgKiBEcm9wIGRybV9kaXNwbGF5X2luZm9fc2V0X2J1c19mb3JtYXRzCiogS2NvbmZpZzog
RGVwZW5kIG9uIEJBQ0tMSUdIVF9DTEFTU19ERVZJQ0Ugd2hpY2ggc29tZWhvdyBnb3QgbG9zdAoq
IE1vdmUgamgwNTduX2VuYWJsZSBjbG9zZSB0byBqaDA1N25fZGlzYWJsZQoKSSdsbCBob2xkIG9m
ZiBhIHYyIGluIGNhc2UgdGhlcmUgYXJlIGZ1cnRoZXIgY29tbWVudHMuCgo+IFRoZSBkcml2ZXIg
aW5jbHVkZXMgdGhlICJhbGxwaXhlbHNvbl9zZXQiIGRlYnVnZnMgZmVhdHVyZS4KPiBJcyB0aGlz
IGEgZGVidWcgbGVmdG92ZXIsIG9yIGlzIHRoZXJlIGEgcmVhbCBuZWVkIGZvciB0aGlzPwo+IElm
IHRoaXMgaXMgYSBkZWJ1ZyBmZWF0dXJlIHRoYXQgaXMgbm8gbG9nbmVyIG5lZWRlZCB0aGVuIG5v
Cj4gbmVlZCB0byBhZGQgaXQgdG8gdGhlIG1haW5saW5lIGRyaXZlci4KClRoYXQgZGVidWdmcyBl
bnRyeSBpcyBhIGxpZmUgc2F2ZXIgd2hlbiBzdGFyaW5nIGF0IGEgYmxhbmsgc2NyZWVuIGFuZAp0
cnlpbmcgdG8gZmlndXJlIG91dCB3aGF0IGlzIGJyb2tlbi4gSWYgYQoKICAgZWNobyAxID4gL3N5
cy9rZXJuZWwvZGVidWcvamgwNTduMDA5MDAvYWxscGl4ZWxzb24KCmxpZ2h0cyB1cCB0aGUgc2Ny
ZWVuIHRoZW4gRFNJIExQIG1vZGUgY29tbXVuaWNhdGlvbiBpcyB3b3JraW5nLiBPbmUgY2FuCnRo
ZW4gZm9jdXMgb24gdGhlIHZpZGVvIG1vZGUgKHBpeGVsIGNsb2NrLCBwb2xhcml0eSwgLi4uKS4g
U28gaWYgYXQgYWxsCnBvc3NpYmxlIEknZCBsZWF2ZSB0aGF0IGluIHNpbmNlIGl0IG1pZ2h0IGhl
bHAgdG8gZGlhZ25vc2UgcHJvYmxlbXMgbm90Cm9ubHkgaW4gdGhlIGRyaXZlciBidXQgaW4gdXBw
ZXIgRFNJIGxheWVycyAocGh5LCBkc2kgaG9zdCkuCgpDaGVlcnMsCiAtLSBHdWlkbwoKPiAKPiAJ
U2FtCj4gCj4gT24gU2F0LCBGZWIgMjMsIDIwMTkgYXQgMDY6Mzk6NDRQTSArMDEwMCwgR3VpZG8g
R8O8bnRoZXIgd3JvdGU6Cj4gPiBTdXBwb3J0IFJvY2t0ZWNoIGpoMDU3bjAwOTAwIDUuNSIgNzIw
eDE0NDAgVEZUIExDRCBwYW5lbC4gSXQgaXMgYSBNSVBJCj4gPiBEU0kgdmlkZW8gbW9kZSBwYW5l
bC4KPiA+IAo+ID4gVGhlIHBhbmVsIHNlZW1zIHRvIHVzZSBhIFNpdHJvbml4IFNUNzcwMyBsb29r
IGFsaWtlIChtb3N0IG9mIHRoZQo+ID4gY29tbWFuZHMgbG9vayBzaW1pbGFyIHRvIHRoZSBTVDc3
MDMncyBkYXRhIHNoZWV0IGJ1dCB1c2UgYSBkaWZmZXJlbnQKPiA+IG51bWJlciBvZiBwYXJhbWV0
ZXJzKS4gVGhlIGluaXRpYWwgdmVyc2lvbiBvZiB0aGUgRFNJIGluaXQgc2VxdWVuY2UKPiA+IChp
bmNsdWRpbmcgc2xlZXBzKSB3ZXJlIHByb3ZpZGVkIGJ5IHRoZSB2ZW5kb3IuIFNsZWVwcyB3ZXJl
IHJlZHVjZWQKPiA+IGNvbnNpZGVyYWJseSB0aG91Z2ggdG8gc3BlZWQgdXAgaW5pdGlhbGl6YXRp
b24uCj4gPiAKPiA+IFNpZ25lZC1vZmYtYnk6IEd1aWRvIEfDvG50aGVyIDxhZ3hAc2lneGNwdS5v
cmc+Cj4gPiAtLS0KPiA+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9wYW5lbC9wYW5lbC1yb2NrdGVj
aC1qaDA1N24wMDkwMC5jCj4gPiBAQCAtMCwwICsxLDQxNCBAQAo+ID4gKy8vIFNQRFgtTGljZW5z
ZS1JZGVudGlmaWVyOiBHUEwtMi4wKwo+ID4gKy8qCj4gPiArICogUm9ja3RlY2sgamgwNTduMDA5
MDAgNS41IiBNSVBJLURTSSBwYW5lbCBkcml2ZXIKPiA+ICsgKgo+ID4gKyAqIENvcHlyaWdodCAo
QykgUHVyaXNtIFNQQyAyMDE5Cj4gPiArICovCj4gPiArI2luY2x1ZGUgPGRybS9kcm1QLmg+Cj4g
PiArI2luY2x1ZGUgPGRybS9kcm1fbWlwaV9kc2kuaD4KPiA+ICsjaW5jbHVkZSA8ZHJtL2RybV9w
YW5lbC5oPgo+ID4gKyNpbmNsdWRlIDxsaW51eC9iYWNrbGlnaHQuaD4KPiA+ICsjaW5jbHVkZSA8
bGludXgvZ3Bpby9jb25zdW1lci5oPgo+ID4gKyNpbmNsdWRlIDx2aWRlby9taXBpX2Rpc3BsYXku
aD4KPiA+ICsjaW5jbHVkZSA8dmlkZW8vZGlzcGxheV90aW1pbmcuaD4KPiA+ICsjaW5jbHVkZSA8
bGludXgvZGVidWdmcy5oPgo+IDEpIERyb3AgdXNlIG9mIGRybVAuaCAtIGl0IGlzIGRyZXByZWNh
dGVkIGFuZCBzaGFsbCBub3QgYmUgdXNlZCBmb3IgbmV3IGRyaXZlcnMKPiAyKSBHcm91cCB0aGUg
aW5jbHVkZSBmaWxlcywgYW5kIHdpdGhpbiBlYWNoIGdyb3VwIHNvcnQgdGhlbSBhbHBoYWJldGlj
YWxseQo+IAo+ID4gKwo+ID4gKyNkZWZpbmUgRFJWX05BTUUgImpoMDU3bjAwOTAwIgo+ID4gKwo+
ID4gKy8qIE1hbnVmYWN0dXJlciBzcGVjaWZpYyBDb21tYW5kcyBzZW5kIHZpYSBEU0kgKi8KPiA+
ICsjZGVmaW5lIFNUNzcwM19DTURfQUxMX1BJWEVMX09GRiAweDIyCj4gPiArI2RlZmluZSBTVDc3
MDNfQ01EX0FMTF9QSVhFTF9PTgkgMHgyMwo+ID4gKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRESVNQ
CSAweEIyCj4gPiArI2RlZmluZSBTVDc3MDNfQ01EX1NFVFJHQklGCSAweEIzCj4gPiArI2RlZmlu
ZSBTVDc3MDNfQ01EX1NFVENZQwkgMHhCNAo+ID4gKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRCR1AJ
IDB4QjUKPiA+ICsjZGVmaW5lIFNUNzcwM19DTURfU0VUVkNPTQkgMHhCNgo+ID4gKyNkZWZpbmUg
U1Q3NzAzX0NNRF9TRVRPVFAJIDB4QjcKPiA+ICsjZGVmaW5lIFNUNzcwM19DTURfU0VUUE9XRVJf
RVhUCSAweEI4Cj4gPiArI2RlZmluZSBTVDc3MDNfQ01EX1NFVEVYVEMJIDB4QjkKPiA+ICsjZGVm
aW5lIFNUNzcwM19DTURfU0VUTUlQSQkgMHhCQQo+ID4gKyNkZWZpbmUgU1Q3NzAzX0NNRF9TRVRW
REMJIDB4QkMKPiA+ICsjZGVmaW5lIFNUNzcwM19DTURfU0VUU0NSCSAweEMwCj4gPiArI2RlZmlu
ZSBTVDc3MDNfQ01EX1NFVFBPV0VSCSAweEMxCj4gPiArI2RlZmluZSBTVDc3MDNfQ01EX1NFVFBB
TkVMCSAweENDCj4gPiArI2RlZmluZSBTVDc3MDNfQ01EX1NFVEdBTU1BCSAweEUwCj4gPiArI2Rl
ZmluZSBTVDc3MDNfQ01EX1NFVEVRCSAweEUzCj4gPiArI2RlZmluZSBTVDc3MDNfQ01EX1NFVEdJ
UDEJIDB4RTkKPiA+ICsjZGVmaW5lIFNUNzcwM19DTURfU0VUR0lQMgkgMHhFQQo+ID4gKwo+ID4g
K3N0cnVjdCBqaDA1N24gewo+ID4gKwlzdHJ1Y3QgZGV2aWNlICpkZXY7Cj4gPiArCXN0cnVjdCBk
cm1fcGFuZWwgcGFuZWw7Cj4gPiArCXN0cnVjdCBncGlvX2Rlc2MgKnJlc2V0X2dwaW87Cj4gPiAr
CXN0cnVjdCBiYWNrbGlnaHRfZGV2aWNlICpiYWNrbGlnaHQ7Cj4gPiArCWJvb2wgcHJlcGFyZWQ7
Cj4gPiArCWJvb2wgZW5hYmxlZDsKPiBlbmFibGVkIGlzIHVzZWQgb25seSB0byBwcm90ZWN0IGZy
b20gY2FsbGluZyBiYWNrbGlnaHRfZGlzYWJsZSgpCj4gYWdhaW4uIFRoZXJlIGlzIG5vdGhpbmcg
KGFzIGZhciBhcyBJIGNhbiBzZWUpIHRoYXQgc2hvdWxkIG1ha2UKPiBjYWxsaW5nIGJhY2tsaWdo
dF9kaXNiYWxlKCkgYmFkIGlmIGFscmVhZHkgZGlzYWJsZWQuCj4gU28gY29uc2lkZXIgaWYgdGhp
cyBjYW4gYmUgZHJvcHBlZC4KPiAKPiAKPiA+ICsKPiA+ICsJc3RydWN0IGRlbnRyeSAqZGVidWdm
czsKPiA+ICt9Owo+ID4gKwo+ID4gK3N0YXRpYyBpbmxpbmUgc3RydWN0IGpoMDU3biAqcGFuZWxf
dG9famgwNTduKHN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsKQo+ID4gK3sKPiA+ICsJcmV0dXJuIGNv
bnRhaW5lcl9vZihwYW5lbCwgc3RydWN0IGpoMDU3biwgcGFuZWwpOwo+ID4gK30KPiA+ICsKPiA+
ICsjZGVmaW5lIGRzaV9nZW5lcmljX3dyaXRlX3NlcShkc2ksIHNlcS4uLikgZG8gewkJCQlcCj4g
PiArCQlzdGF0aWMgY29uc3QgdTggZFtdID0geyBzZXEgfTsJCQkJXAo+ID4gKwkJaW50IHJldDsJ
CQkJCQlcCj4gPiArCQlyZXQgPSBtaXBpX2RzaV9nZW5lcmljX3dyaXRlKGRzaSwgZCwgQVJSQVlf
U0laRShkKSk7CVwKPiA+ICsJCWlmIChyZXQgPCAwKQkJCQkJCVwKPiA+ICsJCQlyZXR1cm4gcmV0
OwkJCQkJXAo+ID4gKwl9IHdoaWxlICgwKQo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgamgwNTduX2lu
aXRfc2VxdWVuY2Uoc3RydWN0IGpoMDU3biAqY3R4KQo+ID4gK3sKPiA+ICsJc3RydWN0IG1pcGlf
ZHNpX2RldmljZSAqZHNpID0gdG9fbWlwaV9kc2lfZGV2aWNlKGN0eC0+ZGV2KTsKPiA+ICsJc3Ry
dWN0IGRldmljZSAqZGV2ID0gY3R4LT5kZXY7Cj4gPiArCWludCByZXQ7Cj4gPiArCj4gPiArCS8q
Cj4gPiArCSAqIEluaXQgc2VxdWVuY2Ugd2FzIHN1cHBsaWVkIGJ5IHRoZSBwYW5lbCB2ZW5kb3Iu
IE1vc3Qgb2YgdGhlIGNvbW1hbmRzCj4gPiArCSAqIHJlc2VtYmxlIHRoZSBTVDc3MDMgYnV0IHRo
ZSBudW1iZXIgb2YgcGFyYW1ldGVycyBvZnRlbiBkb24ndCBtYXRjaAo+ID4gKwkgKiBzbyBpdCdz
IGxpa2VseSBhIGNsb25lLgo+ID4gKwkgKi8KPiA+ICsJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRz
aSwgU1Q3NzAzX0NNRF9TRVRFWFRDLAo+ID4gKwkJCSAgICAgIDB4RjEsIDB4MTIsIDB4ODMpOwo+
ID4gKwlkc2lfZ2VuZXJpY193cml0ZV9zZXEoZHNpLCBTVDc3MDNfQ01EX1NFVFJHQklGLAo+ID4g
KwkJCSAgICAgIDB4MTAsIDB4MTAsIDB4MDUsIDB4MDUsIDB4MDMsIDB4RkYsIDB4MDAsIDB4MDAs
Cj4gPiArCQkJICAgICAgMHgwMCwgMHgwMCk7Cj4gPiArCWRzaV9nZW5lcmljX3dyaXRlX3NlcShk
c2ksIFNUNzcwM19DTURfU0VUU0NSLAo+ID4gKwkJCSAgICAgIDB4NzMsIDB4NzMsIDB4NTAsIDB4
NTAsIDB4MDAsIDB4MDAsIDB4MDgsIDB4NzAsCj4gPiArCQkJICAgICAgMHgwMCk7Cj4gPiArCWRz
aV9nZW5lcmljX3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VUVkRDLCAweDRFKTsKPiA+ICsJ
ZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRQQU5FTCwgMHgwQik7Cj4g
PiArCWRzaV9nZW5lcmljX3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VUQ1lDLCAweDgwKTsK
PiA+ICsJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9TRVRESVNQLCAweEYw
LCAweDEyLCAweDMwKTsKPiA+ICsJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NN
RF9TRVRFUSwKPiA+ICsJCQkgICAgICAweDA3LCAweDA3LCAweDBCLCAweDBCLCAweDAzLCAweDBC
LCAweDAwLCAweDAwLAo+ID4gKwkJCSAgICAgIDB4MDAsIDB4MDAsIDB4RkYsIDB4MDAsIDB4QzAs
IDB4MTApOwo+ID4gKwlkc2lfZ2VuZXJpY193cml0ZV9zZXEoZHNpLCBTVDc3MDNfQ01EX1NFVEJH
UCwgMHgwOCwgMHgwOCk7Cj4gPiArCW1zbGVlcCgyMCk7Cj4gPiArCj4gPiArCWRzaV9nZW5lcmlj
X3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VUVkNPTSwgMHgzRiwgMHgzRik7Cj4gPiArCWRz
aV9nZW5lcmljX3dyaXRlX3NlcShkc2ksIDB4QkYsIDB4MDIsIDB4MTEsIDB4MDApOwo+ID4gKwlk
c2lfZ2VuZXJpY193cml0ZV9zZXEoZHNpLCBTVDc3MDNfQ01EX1NFVEdJUDEsCj4gPiArCQkJICAg
ICAgMHg4MiwgMHgxMCwgMHgwNiwgMHgwNSwgMHg5RSwgMHgwQSwgMHhBNSwgMHgxMiwKPiA+ICsJ
CQkgICAgICAweDMxLCAweDIzLCAweDM3LCAweDgzLCAweDA0LCAweEJDLCAweDI3LCAweDM4LAo+
ID4gKwkJCSAgICAgIDB4MEMsIDB4MDAsIDB4MDMsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MEMsIDB4
MDAsCj4gPiArCQkJICAgICAgMHgwMywgMHgwMCwgMHgwMCwgMHgwMCwgMHg3NSwgMHg3NSwgMHgz
MSwgMHg4OCwKPiA+ICsJCQkgICAgICAweDg4LCAweDg4LCAweDg4LCAweDg4LCAweDg4LCAweDEz
LCAweDg4LCAweDY0LAo+ID4gKwkJCSAgICAgIDB4NjQsIDB4MjAsIDB4ODgsIDB4ODgsIDB4ODgs
IDB4ODgsIDB4ODgsIDB4ODgsCj4gPiArCQkJICAgICAgMHgwMiwgMHg4OCwgMHgwMCwgMHgwMCwg
MHgwMCwgMHgwMCwgMHgwMCwgMHgwMCwKPiA+ICsJCQkgICAgICAweDAwLCAweDAwLCAweDAwLCAw
eDAwLCAweDAwLCAweDAwLCAweDAwKTsKPiA+ICsJZHNpX2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwg
U1Q3NzAzX0NNRF9TRVRHSVAyLAo+ID4gKwkJCSAgICAgIDB4MDIsIDB4MjEsIDB4MDAsIDB4MDAs
IDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsCj4gPiArCQkJICAgICAgMHgwMCwgMHgwMCwgMHgwMCwg
MHgwMCwgMHgwMiwgMHg0NiwgMHgwMiwgMHg4OCwKPiA+ICsJCQkgICAgICAweDg4LCAweDg4LCAw
eDg4LCAweDg4LCAweDg4LCAweDY0LCAweDg4LCAweDEzLAo+ID4gKwkJCSAgICAgIDB4NTcsIDB4
MTMsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsIDB4ODgsCj4gPiArCQkJICAgICAgMHg3
NSwgMHg4OCwgMHgyMywgMHgxNCwgMHgwMCwgMHgwMCwgMHgwMiwgMHgwMCwKPiA+ICsJCQkgICAg
ICAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLCAweDAwLAo+ID4gKwkJ
CSAgICAgIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MDAsIDB4MzAsIDB4MEEsCj4g
PiArCQkJICAgICAgMHhBNSwgMHgwMCwgMHgwMCwgMHgwMCwgMHgwMCk7Cj4gPiArCWRzaV9nZW5l
cmljX3dyaXRlX3NlcShkc2ksIFNUNzcwM19DTURfU0VUR0FNTUEsCj4gPiArCQkJICAgICAgMHgw
MCwgMHgwOSwgMHgwRSwgMHgyOSwgMHgyRCwgMHgzQywgMHg0MSwgMHgzNywKPiA+ICsJCQkgICAg
ICAweDA3LCAweDBCLCAweDBELCAweDEwLCAweDExLCAweDBGLCAweDEwLCAweDExLAo+ID4gKwkJ
CSAgICAgIDB4MTgsIDB4MDAsIDB4MDksIDB4MEUsIDB4MjksIDB4MkQsIDB4M0MsIDB4NDEsCj4g
PiArCQkJICAgICAgMHgzNywgMHgwNywgMHgwQiwgMHgwRCwgMHgxMCwgMHgxMSwgMHgwRiwgMHgx
MCwKPiA+ICsJCQkgICAgICAweDExLCAweDE4KTsKPiA+ICsJbXNsZWVwKDIwKTsKPiA+ICsKPiA+
ICsJcmV0ID0gbWlwaV9kc2lfZGNzX2V4aXRfc2xlZXBfbW9kZShkc2kpOwo+ID4gKwlpZiAocmV0
IDwgMCkgewo+ID4gKwkJRFJNX0RFVl9FUlJPUihkZXYsICJGYWlsZWQgdG8gZXhpdCBzbGVlcCBt
b2RlIik7Cj4gPiArCQlyZXR1cm4gcmV0Owo+ID4gKwl9Cj4gPiArCS8qIFBhbmVsIGlzIG9wZXJh
dGlvbmFsIDEyMCBtc2VjIGFmdGVyIHJlc2V0ICovCj4gPiArCW1zbGVlcCg2MCk7Cj4gPiArCXJl
dCA9IG1pcGlfZHNpX2Rjc19zZXRfZGlzcGxheV9vbihkc2kpOwo+ID4gKwlpZiAocmV0KQo+ID4g
KwkJcmV0dXJuIHJldDsKPiA+ICsKPiA+ICsJRFJNX0RFVl9ERUJVR19EUklWRVIoZGV2LCAiUGFu
ZWwgaW5pdCBzZXF1ZW5jZSBkb25lIik7Cj4gPiArCXJldHVybiAwOwo+ID4gK30KPiA+ICsKPiA+
ICtzdGF0aWMgaW50IGpoMDU3bl9kaXNhYmxlKHN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsKQo+ID4g
K3sKPiA+ICsJc3RydWN0IGpoMDU3biAqY3R4ID0gcGFuZWxfdG9famgwNTduKHBhbmVsKTsKPiA+
ICsJaW50IHJldDsKPiA+ICsKPiA+ICsJaWYgKCFjdHgtPmVuYWJsZWQpCj4gPiArCQlyZXR1cm4g
MDsKPiA+ICsKPiA+ICsJcmV0ID0gYmFja2xpZ2h0X2Rpc2FibGUoY3R4LT5iYWNrbGlnaHQpOwo+
ID4gKwlpZiAocmV0IDwgMCkKPiA+ICsJCXJldHVybiByZXQ7Cj4gPiArCj4gPiArCWN0eC0+ZW5h
YmxlZCA9IGZhbHNlOwo+ID4gKwo+ID4gKwlyZXR1cm4gMDsKPiA+ICt9Cj4gCj4gSWYgY3R4LT5l
bmFibGUgaXMgZHJvcHBlZCB0aGVuIHRoaXMgZnVuY3Rpb24gYmVjb21lczoKPiAKPiA+ICtzdGF0
aWMgaW50IGpoMDU3bl9kaXNhYmxlKHN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsKQo+ID4gK3sKPiA+
ICsJc3RydWN0IGpoMDU3biAqY3R4ID0gcGFuZWxfdG9famgwNTduKHBhbmVsKTsKPiA+ICsKPiA+
ICsJYmFja2xpZ2h0X2Rpc2FibGUoY3R4LT5iYWNrbGlnaHQpOwo+ID4gKwo+ID4gKwlyZXR1cm4g
MDsKPiA+ICt9Cj4gCj4gCj4gCj4gPiArc3RhdGljIGNvbnN0IHN0cnVjdCBkcm1fZGlzcGxheV9t
b2RlIGRlZmF1bHRfbW9kZSA9IHsKPiA+ICsJLmhkaXNwbGF5ICAgID0gNzIwLAo+ID4gKwkuaHN5
bmNfc3RhcnQgPSA3MjAgKyA5MCwKPiA+ICsJLmhzeW5jX2VuZCAgID0gNzIwICsgOTAgKyAyMCwK
PiA+ICsJLmh0b3RhbAkgICAgID0gNzIwICsgOTAgKyAyMCArIDIwLAo+ID4gKwkudmRpc3BsYXkg
ICAgPSAxNDQwLAo+ID4gKwkudnN5bmNfc3RhcnQgPSAxNDQwICsgMjAsCj4gPiArCS52c3luY19l
bmQgICA9IDE0NDAgKyAyMCArIDQsCj4gPiArCS52dG90YWwJICAgICA9IDE0NDAgKyAyMCArIDQg
KyAxMiwKPiA+ICsJLnZyZWZyZXNoICAgID0gNjAsCj4gPiArCS5jbG9jawkgICAgID0gNzUyNzYs
Cj4gPiArCS5mbGFncwkgICAgID0gRFJNX01PREVfRkxBR19OSFNZTkMgfCBEUk1fTU9ERV9GTEFH
X05WU1lOQywKPiA+ICsJLndpZHRoX21tICAgID0gNjUsCj4gPiArCS5oZWlnaHRfbW0gICA9IDEz
MCwKPiA+ICt9Owo+ID4gKwo+ID4gK3N0YXRpYyBpbnQgamgwNTduX2dldF9tb2RlcyhzdHJ1Y3Qg
ZHJtX3BhbmVsICpwYW5lbCkKPiA+ICt7Cj4gPiArCXN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICpt
b2RlOwo+ID4gKwl1MzIgYnVzX2Zvcm1hdCA9IE1FRElBX0JVU19GTVRfUkdCODg4XzFYMjQ7Cj4g
PiArCWludCByZXQ7Cj4gPiArCj4gPiArCW1vZGUgPSBkcm1fbW9kZV9kdXBsaWNhdGUocGFuZWwt
PmRybSwgJmRlZmF1bHRfbW9kZSk7Cj4gPiArCWlmICghbW9kZSkgewo+ID4gKwkJRFJNX0VSUk9S
KCJGYWlsZWQgdG8gYWRkIG1vZGUgJXV4JXV4QCV1IiwKPiBTaG91bGQgdGhpcyBiZT8KPiA+ICsJ
CURSTV9FUlJPUigiRmFpbGVkIHRvIGFkZCBtb2RlICV1eCV1QCV1IiwKPiAoTm90ZSB0aGUgc2Vj
b25kICd4JyB3YXMgZHJvcHBlZC4KPiAKPiAKPiA+ICsJCQkgIGRlZmF1bHRfbW9kZS5oZGlzcGxh
eSwgZGVmYXVsdF9tb2RlLnZkaXNwbGF5LAo+ID4gKwkJCSAgZGVmYXVsdF9tb2RlLnZyZWZyZXNo
KTsKPiA+ICsJCXJldHVybiAtRU5PTUVNOwo+ID4gKwl9Cj4gPiArCj4gPiArCWRybV9tb2RlX3Nl
dF9uYW1lKG1vZGUpOwo+ID4gKwo+ID4gKwltb2RlLT50eXBlID0gRFJNX01PREVfVFlQRV9EUklW
RVIgfCBEUk1fTU9ERV9UWVBFX1BSRUZFUlJFRDsKPiA+ICsJcGFuZWwtPmNvbm5lY3Rvci0+ZGlz
cGxheV9pbmZvLndpZHRoX21tID0gbW9kZS0+d2lkdGhfbW07Cj4gPiArCXBhbmVsLT5jb25uZWN0
b3ItPmRpc3BsYXlfaW5mby5oZWlnaHRfbW0gPSBtb2RlLT5oZWlnaHRfbW07Cj4gPiArCXJldCA9
IGRybV9kaXNwbGF5X2luZm9fc2V0X2J1c19mb3JtYXRzKCZwYW5lbC0+Y29ubmVjdG9yLT5kaXNw
bGF5X2luZm8sCj4gPiArCQkJCQkgICAgICAgJmJ1c19mb3JtYXQsIDEpOwo+IEl0IGlzIG15IHVu
ZGVyc3RhbmRpbmcgdGhhdCBmb3Igc3BpIGNvbnRyb2xsZWQgZGlzcGxheXMgdGhlcmUgaXMgbm8g
bmVlZCB0byBzZXQKPiB0aGUgYnVzX2Zvcm1hdC4KPiAKPiA+ICsJaWYgKHJldCkKPiA+ICsJCXJl
dHVybiByZXQ7Cj4gPiArCj4gPiArCWRybV9tb2RlX3Byb2JlZF9hZGQocGFuZWwtPmNvbm5lY3Rv
ciwgbW9kZSk7Cj4gPiArCj4gPiArCXJldHVybiAxOwo+ID4gK30KPiA+ICsKPiAKPiA+ICtzdGF0
aWMgaW50IGFsbHBpeGVsc29uX3NldCh2b2lkICpkYXRhLCB1NjQgdmFsKQo+ID4gK3sKPiA+ICsJ
c3RydWN0IGpoMDU3biAqY3R4ID0gZGF0YTsKPiA+ICsJc3RydWN0IG1pcGlfZHNpX2RldmljZSAq
ZHNpID0gdG9fbWlwaV9kc2lfZGV2aWNlKGN0eC0+ZGV2KTsKPiA+ICsKPiA+ICsJRFJNX0RFVl9E
RUJVR19EUklWRVIoY3R4LT5kZXYsICJTZXR0aW5nIGFsbCBwaXhlbHMgb24iKTsKPiA+ICsJZHNp
X2dlbmVyaWNfd3JpdGVfc2VxKGRzaSwgU1Q3NzAzX0NNRF9BTExfUElYRUxfT04pOwo+ID4gKwlt
c2xlZXAodmFsKjEwMDApOwo+IElmIHRoaXMgaXMga2VwdCwgdGhlbiBhZGQgc3BhY2VzIGFyb3Vu
ZCBvcGVyYXRvciAnKicKPiA+ICsJLyogUmVzZXQgdGhlIHBhbmVsIHRvIGdldCB2aWRlbyBiYWNr
ICovCj4gPiArCWRybV9wYW5lbF9kaXNhYmxlKCZjdHgtPnBhbmVsKTsKPiA+ICsJZHJtX3BhbmVs
X3VucHJlcGFyZSgmY3R4LT5wYW5lbCk7Cj4gPiArCWRybV9wYW5lbF9wcmVwYXJlKCZjdHgtPnBh
bmVsKTsKPiA+ICsJZHJtX3BhbmVsX2VuYWJsZSgmY3R4LT5wYW5lbCk7Cj4gPiArCj4gPiArCXJl
dHVybiAwOwo+ID4gK30KPiA+ICsKPiA+ICtERUZJTkVfU0lNUExFX0FUVFJJQlVURShhbGxwaXhl
bHNvbl9mb3BzLCBOVUxMLAo+ID4gKwkJCWFsbHBpeGVsc29uX3NldCwgIiVsbHVcbiIpOwo+ID4g
Kwo+ID4gK3N0YXRpYyBpbnQgamgwNTduX2RlYnVnZnNfaW5pdChzdHJ1Y3QgamgwNTduICpjdHgp
Cj4gPiArewo+ID4gKwlzdHJ1Y3QgZGVudHJ5ICpmOwo+ID4gKwo+ID4gKwljdHgtPmRlYnVnZnMg
PSBkZWJ1Z2ZzX2NyZWF0ZV9kaXIoRFJWX05BTUUsIE5VTEwpOwo+ID4gKwlpZiAoIWN0eC0+ZGVi
dWdmcykKPiA+ICsJCXJldHVybiAtRU5PTUVNOwo+ID4gKwo+ID4gKwlmID0gZGVidWdmc19jcmVh
dGVfZmlsZSgiYWxscGl4ZWxzb24iLCAwNjAwLAo+ID4gKwkJCQljdHgtPmRlYnVnZnMsIGN0eCwg
JmFsbHBpeGVsc29uX2ZvcHMpOwo+ID4gKwlpZiAoIWYpCj4gPiArCQlyZXR1cm4gLUVOT01FTTsK
PiA+ICsKPiA+ICsJcmV0dXJuIDA7Cj4gPiArfQo+ID4gKwo+ID4gK3N0YXRpYyB2b2lkIGpoMDU3
bl9kZWJ1Z2ZzX3JlbW92ZShzdHJ1Y3QgamgwNTduICpjdHgpCj4gPiArewo+ID4gKwlkZWJ1Z2Zz
X3JlbW92ZV9yZWN1cnNpdmUoY3R4LT5kZWJ1Z2ZzKTsKPiA+ICsJY3R4LT5kZWJ1Z2ZzID0gTlVM
TDsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGludCBqaDA1N25fcHJvYmUoc3RydWN0IG1pcGlf
ZHNpX2RldmljZSAqZHNpKQo+ID4gK3sKPiA+ICsJc3RydWN0IGRldmljZSAqZGV2ID0gJmRzaS0+
ZGV2Owo+ID4gKwlzdHJ1Y3QgamgwNTduICpjdHg7Cj4gPiArCWludCByZXQ7Cj4gPiArCj4gPiAr
CWN0eCA9IGRldm1fa3phbGxvYyhkZXYsIHNpemVvZigqY3R4KSwgR0ZQX0tFUk5FTCk7Cj4gPiAr
CWlmICghY3R4KQo+ID4gKwkJcmV0dXJuIC1FTk9NRU07Cj4gPiArCj4gPiArCWN0eC0+cmVzZXRf
Z3BpbyA9IGRldm1fZ3Bpb2RfZ2V0KGRldiwgInJlc2V0IiwgR1BJT0RfT1VUX0xPVyk7Cj4gPiAr
CWlmIChJU19FUlIoY3R4LT5yZXNldF9ncGlvKSkgewo+ID4gKwkJRFJNX0RFVl9FUlJPUihkZXYs
ICJjYW5ub3QgZ2V0IHJlc2V0IGdwaW8iKTsKPiA+ICsJCXJldHVybiBQVFJfRVJSKGN0eC0+cmVz
ZXRfZ3Bpbyk7Cj4gPiArCX0KPiA+ICsKPiA+ICsJbWlwaV9kc2lfc2V0X2RydmRhdGEoZHNpLCBj
dHgpOwo+ID4gKwo+ID4gKwljdHgtPmRldiA9IGRldjsKPiA+ICsKPiA+ICsJZHNpLT5sYW5lcyA9
IDQ7Cj4gPiArCWRzaS0+Zm9ybWF0ID0gTUlQSV9EU0lfRk1UX1JHQjg4ODsKPiA+ICsJZHNpLT5t
b2RlX2ZsYWdzID0gTUlQSV9EU0lfTU9ERV9WSURFTyB8Cj4gPiArCQlNSVBJX0RTSV9NT0RFX1ZJ
REVPX0JVUlNUIHwgTUlQSV9EU0lfTU9ERV9WSURFT19TWU5DX1BVTFNFOwo+ID4gKwo+ID4gKwlj
dHgtPmJhY2tsaWdodCA9IGRldm1fb2ZfZmluZF9iYWNrbGlnaHQoZGV2KTsKPiA+ICsJaWYgKElT
X0VSUihjdHgtPmJhY2tsaWdodCkpCj4gPiArCQlyZXR1cm4gUFRSX0VSUihjdHgtPmJhY2tsaWdo
dCk7Cj4gPiArCj4gPiArCWRybV9wYW5lbF9pbml0KCZjdHgtPnBhbmVsKTsKPiA+ICsJY3R4LT5w
YW5lbC5kZXYgPSBkZXY7Cj4gPiArCWN0eC0+cGFuZWwuZnVuY3MgPSAmamgwNTduX2RybV9mdW5j
czsKPiA+ICsKPiA+ICsJZHJtX3BhbmVsX2FkZCgmY3R4LT5wYW5lbCk7Cj4gPiArCj4gPiArCXJl
dCA9IG1pcGlfZHNpX2F0dGFjaChkc2kpOwo+ID4gKwlpZiAocmV0IDwgMCkgewo+ID4gKwkJRFJN
X0RFVl9FUlJPUihkZXYsICJtaXBpX2RzaV9hdHRhY2ggZmFpbGVkLiBJcyBob3N0IHJlYWR5PyIp
Owo+ID4gKwkJZHJtX3BhbmVsX3JlbW92ZSgmY3R4LT5wYW5lbCk7Cj4gPiArCQlnb3RvIGVycjsK
PiA+ICsJfQo+ID4gKwo+ID4gKwlEUk1fSU5GTyhEUlZfTkFNRSAiX3BhbmVsICV1eCV1QCV1ICV1
YnBwIGRzaSAldWRsIC0gcmVhZHkiLAo+ID4gKwkJIGRlZmF1bHRfbW9kZS5oZGlzcGxheSwgZGVm
YXVsdF9tb2RlLnZkaXNwbGF5LAo+ID4gKwkJIGRlZmF1bHRfbW9kZS52cmVmcmVzaCwKPiA+ICsJ
CSBtaXBpX2RzaV9waXhlbF9mb3JtYXRfdG9fYnBwKGRzaS0+Zm9ybWF0KSwgZHNpLT5sYW5lcyk7
Cj4gPiArCj4gPiArCWpoMDU3bl9kZWJ1Z2ZzX2luaXQoY3R4KTsKPiA+ICsJcmV0dXJuIDA7Cj4g
PiArCj4gPiArZXJyOgo+ID4gKwlpZiAoY3R4LT5iYWNrbGlnaHQpCj4gPiArCQlwdXRfZGV2aWNl
KCZjdHgtPmJhY2tsaWdodC0+ZGV2KTsKPiBObyBuZWVkIGZvciB0aGlzIGNoZWNrLCBpdCBpcyBo
YW5kbGVkIGJ5IHRoZSBkZXZtXyBpbmZyYXN0cnVjdHVyZQo+IAo+ID4gKwlyZXR1cm4gcmV0Owo+
ID4gKwo+ID4gK30KPiA+ICsKPiA+ICtzdGF0aWMgdm9pZCBqaDA1N25fc2h1dGRvd24oc3RydWN0
IG1pcGlfZHNpX2RldmljZSAqZHNpKQo+ID4gK3sKPiA+ICsJc3RydWN0IGpoMDU3biAqY3R4ID0g
bWlwaV9kc2lfZ2V0X2RydmRhdGEoZHNpKTsKPiA+ICsJaW50IHJldDsKPiA+ICsKPiA+ICsJcmV0
ID0gamgwNTduX3VucHJlcGFyZSgmY3R4LT5wYW5lbCk7Cj4gPiArCWlmIChyZXQgPCAwKQo+ID4g
KwkJRFJNX0RFVl9FUlJPUigmZHNpLT5kZXYsICJGYWlsZWQgdG8gdW5wcmVwYXJlIHBhbmVsOiAl
ZFxuIiwKPiA+ICsJCQkgICAgICByZXQpOwo+ID4gKwo+ID4gKwlyZXQgPSBqaDA1N25fZGlzYWJs
ZSgmY3R4LT5wYW5lbCk7Cj4gPiArCWlmIChyZXQgPCAwKQo+ID4gKwkJRFJNX0RFVl9FUlJPUigm
ZHNpLT5kZXYsICJGYWlsZWQgdG8gZGlzYWJsZSBwYW5lbDogJWRcbiIsCj4gPiArCQkJICAgICAg
cmV0KTsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGludCBqaDA1N25fcmVtb3ZlKHN0cnVjdCBt
aXBpX2RzaV9kZXZpY2UgKmRzaSkKPiA+ICt7Cj4gPiArCXN0cnVjdCBqaDA1N24gKmN0eCA9IG1p
cGlfZHNpX2dldF9kcnZkYXRhKGRzaSk7Cj4gPiArCWludCByZXQ7Cj4gPiArCj4gPiArCWpoMDU3
bl9zaHV0ZG93bihkc2kpOwo+ID4gKwo+ID4gKwlyZXQgPSBtaXBpX2RzaV9kZXRhY2goZHNpKTsK
PiA+ICsJaWYgKHJldCA8IDApCj4gPiArCQlEUk1fREVWX0VSUk9SKCZkc2ktPmRldiwgIkZhaWxl
ZCB0byBkZXRhY2ggZnJvbSBEU0kgaG9zdDogJWRcbiIsCj4gPiArCQkJICAgICAgcmV0KTsKPiA+
ICsKPiA+ICsJZHJtX3BhbmVsX3JlbW92ZSgmY3R4LT5wYW5lbCk7Cj4gPiArCj4gPiArCWlmIChj
dHgtPmJhY2tsaWdodCkKPiA+ICsJCXB1dF9kZXZpY2UoJmN0eC0+YmFja2xpZ2h0LT5kZXYpOwo+
IE5vIG5lZWQgZm9yIHRoaXMgY2hlY2ssIGl0IGlzIGhhbmRsZWQgYnkgdGhlIGRldm1fIGluZnJh
c3RydWN0dXJlCj4gCj4gPiArCj4gPiArCWpoMDU3bl9kZWJ1Z2ZzX3JlbW92ZShjdHgpOwo+ID4g
Kwo+ID4gKwlyZXR1cm4gMDsKPiA+ICt9Cj4gPiArCj4gPiArc3RhdGljIGNvbnN0IHN0cnVjdCBv
Zl9kZXZpY2VfaWQgamgwNTduX29mX21hdGNoW10gPSB7Cj4gPiArCXsgLmNvbXBhdGlibGUgPSAi
cm9ja3RlY2gsamgwNTduMDA5MDAiIH0sCj4gPiArCXsgfQo+IENvbnNpZGVyIHJlcGxhY2luZyB7
IH0gd2l0aAo+IAl7IC8qIFNlbnRpbmVsICovIH0KPiBUaGlzIGlzIGhvdyBpdCBsb29rcyBpbiBt
YW55IG90aGVyIGRyaXZlcnMuCj4gCj4gPiArfTsKPiA+ICtNT0RVTEVfREVWSUNFX1RBQkxFKG9m
LCBqaDA1N25fb2ZfbWF0Y2gpOwo+ID4gKwo+ID4gK3N0YXRpYyBzdHJ1Y3QgbWlwaV9kc2lfZHJp
dmVyIGpoMDU3bl9kcml2ZXIgPSB7Cj4gPiArCS5wcm9iZQk9IGpoMDU3bl9wcm9iZSwKPiA+ICsJ
LnJlbW92ZSA9IGpoMDU3bl9yZW1vdmUsCj4gPiArCS5zaHV0ZG93biA9IGpoMDU3bl9zaHV0ZG93
biwKPiA+ICsJLmRyaXZlciA9IHsKPiA+ICsJCS5uYW1lID0gRFJWX05BTUUgIl9wYW5lbCIsCj4g
PiArCQkub2ZfbWF0Y2hfdGFibGUgPSBqaDA1N25fb2ZfbWF0Y2gsCj4gPiArCX0sCj4gPiArfTsK
PiA+ICttb2R1bGVfbWlwaV9kc2lfZHJpdmVyKGpoMDU3bl9kcml2ZXIpOwo+ID4gKwo+ID4gK01P
RFVMRV9BVVRIT1IoIkd1aWRvIEfDvG50aGVyIDxhZ3hAc2lneGNwdS5vcmc+Iik7Cj4gPiArTU9E
VUxFX0RFU0NSSVBUSU9OKCJEUk0gZHJpdmVyIGZvciBSb2NrdGVjaCBKSDA1N04wMDkwMCBNSVBJ
IERTSSBwYW5lbCIpOwo+ID4gK01PRFVMRV9MSUNFTlNFKCJHUEwgdjIiKTsKPiBTUERYIHNheXMg
dGhpczoKPiA+ICsvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogR1BMLTIuMCsKPiAKPiBBcyBm
YXIgYXMgSSBjYW4gdGVsbCB0aGlzIGlzIG5vdCB0aGUgc2FtZSBsaWNlbnNlLgo+IApfX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFpbGlu
ZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5mcmVl
ZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWw=