From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 52932C43381 for ; Thu, 21 Mar 2019 23:14:52 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 1934C218D3 for ; Thu, 21 Mar 2019 23:14:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727490AbfCUXOu (ORCPT ); Thu, 21 Mar 2019 19:14:50 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:51676 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727409AbfCUXOs (ORCPT ); Thu, 21 Mar 2019 19:14:48 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: gportay) with ESMTPSA id 33016281A91 From: =?UTF-8?q?Ga=C3=ABl=20PORTAY?= To: MyungJoo Ham , Kyungmin Park , Chanwoo Choi , Rob Herring , Heiko Stuebner , Enric Balletbo i Serra , Lin Huang , Brian Norris , Douglas Anderson , Klaus Goger , Derek Basehore , Randy Li , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Cc: Mark Rutland , =?UTF-8?q?Ga=C3=ABl=20PORTAY?= Subject: [PATCH v3 4/5] arm64: dts: rk3399: Add dfi and dmc nodes. Date: Thu, 21 Mar 2019 19:14:39 -0400 Message-Id: <20190321231440.19031-5-gael.portay@collabora.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190321231440.19031-1-gael.portay@collabora.com> References: <20190321231440.19031-1-gael.portay@collabora.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Lin Huang These are required to support DDR DVFS on rk3399 platform. The patch also introduces a new file with default DRAM settings. Signed-off-by: Lin Huang Signed-off-by: Enric Balletbo i Serra Signed-off-by: Gaël PORTAY --- Changes in v3: None Changes in v2: - [PATCH 7/8] Reword the commit message to reflect the removal of rk3390-dram-default-timing.dts in v1. Changes in v1: - [RFC 8/10] Move rk3399-dram.h to dt-includes. - [RFC 8/10] Put sdram default values under the dmc node. - [RFC 8/10] Removed rk3399-dram-default-timing.dts .../boot/dts/rockchip/rk3399-op1-opp.dtsi | 29 ++++++++ arch/arm64/boot/dts/rockchip/rk3399.dtsi | 49 +++++++++++++ include/dt-bindings/power/rk3399-dram.h | 73 +++++++++++++++++++ 3 files changed, 151 insertions(+) create mode 100644 include/dt-bindings/power/rk3399-dram.h diff --git a/arch/arm64/boot/dts/rockchip/rk3399-op1-opp.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-op1-opp.dtsi index 69cc9b05baa5..c9e7032b01a8 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399-op1-opp.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3399-op1-opp.dtsi @@ -110,6 +110,31 @@ opp-microvolt = <1075000>; }; }; + + dmc_opp_table: dmc_opp_table { + compatible = "operating-points-v2"; + + opp00 { + opp-hz = /bits/ 64 <200000000>; + opp-microvolt = <900000>; + }; + opp01 { + opp-hz = /bits/ 64 <400000000>; + opp-microvolt = <900000>; + }; + opp02 { + opp-hz = /bits/ 64 <666000000>; + opp-microvolt = <900000>; + }; + opp03 { + opp-hz = /bits/ 64 <800000000>; + opp-microvolt = <900000>; + }; + opp04 { + opp-hz = /bits/ 64 <928000000>; + opp-microvolt = <900000>; + }; + }; }; &cpu_l0 { @@ -139,3 +164,7 @@ &gpu { operating-points-v2 = <&gpu_opp_table>; }; + +&dmc { + operating-points-v2 = <&dmc_opp_table>; +}; diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi index db9d948c0b03..8fe86a3e7658 100644 --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi @@ -8,6 +8,7 @@ #include #include #include +#include #include #include @@ -1885,6 +1886,54 @@ status = "disabled"; }; + dfi: dfi@ff630000 { + reg = <0x00 0xff630000 0x00 0x4000>; + compatible = "rockchip,rk3399-dfi"; + rockchip,pmu = <&pmugrf>; + interrupts = ; + clocks = <&cru PCLK_DDR_MON>; + clock-names = "pclk_ddr_mon"; + status = "disabled"; + }; + + dmc: dmc { + compatible = "rockchip,rk3399-dmc"; + rockchip,pmu = <&pmugrf>; + devfreq-events = <&dfi>; + clocks = <&cru SCLK_DDRC>; + clock-names = "dmc_clk"; + status = "disabled"; + rockchip,ddr3_speed_bin = <21>; + rockchip,pd_idle = <0x40>; + rockchip,sr_idle = <0x2>; + rockchip,sr_mc_gate_idle = <0x3>; + rockchip,srpd_lite_idle = <0x4>; + rockchip,standby_idle = <0x2000>; + rockchip,dram_dll_dis_freq = <300000000>; + rockchip,phy_dll_dis_freq = <125000000>; + rockchip,auto_pd_dis_freq = <666000000>; + rockchip,ddr3_odt_dis_freq = <333000000>; + rockchip,ddr3_drv = ; + rockchip,ddr3_odt = ; + rockchip,phy_ddr3_ca_drv = ; + rockchip,phy_ddr3_dq_drv = ; + rockchip,phy_ddr3_odt = ; + rockchip,lpddr3_odt_dis_freq = <333000000>; + rockchip,lpddr3_drv = ; + rockchip,lpddr3_odt = ; + rockchip,phy_lpddr3_ca_drv = ; + rockchip,phy_lpddr3_dq_drv = ; + rockchip,phy_lpddr3_odt = ; + rockchip,lpddr4_odt_dis_freq = <333000000>; + rockchip,lpddr4_drv = ; + rockchip,lpddr4_dq_odt = ; + rockchip,lpddr4_ca_odt = ; + rockchip,phy_lpddr4_ca_drv = ; + rockchip,phy_lpddr4_ck_cs_drv = ; + rockchip,phy_lpddr4_dq_drv = ; + rockchip,phy_lpddr4_odt = ; + }; + pinctrl: pinctrl { compatible = "rockchip,rk3399-pinctrl"; rockchip,grf = <&grf>; diff --git a/include/dt-bindings/power/rk3399-dram.h b/include/dt-bindings/power/rk3399-dram.h new file mode 100644 index 000000000000..4b3d4a79923b --- /dev/null +++ b/include/dt-bindings/power/rk3399-dram.h @@ -0,0 +1,73 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR X11) */ +/* + * Copyright (c) 2016-2018, Fuzhou Rockchip Electronics Co., Ltd + * + * Author: Lin Huang + */ + +#ifndef _DTS_DRAM_ROCKCHIP_RK3399_H +#define _DTS_DRAM_ROCKCHIP_RK3399_H + +#define DDR3_DS_34ohm 34 +#define DDR3_DS_40ohm 40 + +#define DDR3_ODT_DIS 0 +#define DDR3_ODT_40ohm 40 +#define DDR3_ODT_60ohm 60 +#define DDR3_ODT_120ohm 120 + +#define LP2_DS_34ohm 34 +#define LP2_DS_40ohm 40 +#define LP2_DS_48ohm 48 +#define LP2_DS_60ohm 60 +#define LP2_DS_68_6ohm 68 /* optional */ +#define LP2_DS_80ohm 80 +#define LP2_DS_120ohm 120 /* optional */ + +#define LP3_DS_34ohm 34 +#define LP3_DS_40ohm 40 +#define LP3_DS_48ohm 48 +#define LP3_DS_60ohm 60 +#define LP3_DS_80ohm 80 +#define LP3_DS_34D_40U 3440 +#define LP3_DS_40D_48U 4048 +#define LP3_DS_34D_48U 3448 + +#define LP3_ODT_DIS 0 +#define LP3_ODT_60ohm 60 +#define LP3_ODT_120ohm 120 +#define LP3_ODT_240ohm 240 + +#define LP4_PDDS_40ohm 40 +#define LP4_PDDS_48ohm 48 +#define LP4_PDDS_60ohm 60 +#define LP4_PDDS_80ohm 80 +#define LP4_PDDS_120ohm 120 +#define LP4_PDDS_240ohm 240 + +#define LP4_DQ_ODT_40ohm 40 +#define LP4_DQ_ODT_48ohm 48 +#define LP4_DQ_ODT_60ohm 60 +#define LP4_DQ_ODT_80ohm 80 +#define LP4_DQ_ODT_120ohm 120 +#define LP4_DQ_ODT_240ohm 240 +#define LP4_DQ_ODT_DIS 0 + +#define LP4_CA_ODT_40ohm 40 +#define LP4_CA_ODT_48ohm 48 +#define LP4_CA_ODT_60ohm 60 +#define LP4_CA_ODT_80ohm 80 +#define LP4_CA_ODT_120ohm 120 +#define LP4_CA_ODT_240ohm 240 +#define LP4_CA_ODT_DIS 0 + +#define PHY_DRV_ODT_Hi_Z 0 +#define PHY_DRV_ODT_240 240 +#define PHY_DRV_ODT_120 120 +#define PHY_DRV_ODT_80 80 +#define PHY_DRV_ODT_60 60 +#define PHY_DRV_ODT_48 48 +#define PHY_DRV_ODT_40 40 +#define PHY_DRV_ODT_34_3 34 + +#endif /* _DTS_DRAM_ROCKCHIP_RK3399_H */ -- 2.21.0 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 65D7DC43381 for ; Thu, 21 Mar 2019 23:15:58 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 33DBB218D3 for ; Thu, 21 Mar 2019 23:15:58 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="Nr6CbkQ7" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 33DBB218D3 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=collabora.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=NtLO0sIbGxHSHN7iJalkm6qM47+OgOhRAIns7q5X9iI=; b=Nr6CbkQ7S3FLMS QRlDmXQXIpQTmKrivJSYjs2TUydkBReKV18kW1rcb9cRsLmeaNieZAyyT2ktlKPkRn6ENkpvm/2t7 NDdxua2bmcD9U8fOMuYDzJwEmL65VyxI6SDJJk5IQ/TyjlVVZzEu1pxmiq9hSxmkp4hxsUBBDB9JQ WRe1MBhAZJyRkdEmWqnG7f7kOkfeJj6oJ/CARNXcKJHVSLdhg2yf9UsDobagWZhhVTLWcZShOEIG0 kJqP7r4O26Um39Y56vGKBb+vi5qFUd5CU+z0VEUR6AczHoQUQIbr6qtA7qf1Pank11psx9ZQG3xuo agtvsFBubHxUuDAh4FXQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1h76ud-0007Yh-G8; Thu, 21 Mar 2019 23:15:51 +0000 Received: from bhuna.collabora.co.uk ([46.235.227.227]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1h76tc-00054z-B3; Thu, 21 Mar 2019 23:14:55 +0000 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: gportay) with ESMTPSA id 33016281A91 From: =?UTF-8?q?Ga=C3=ABl=20PORTAY?= To: MyungJoo Ham , Kyungmin Park , Chanwoo Choi , Rob Herring , Heiko Stuebner , Enric Balletbo i Serra , Lin Huang , Brian Norris , Douglas Anderson , Klaus Goger , Derek Basehore , Randy Li , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Subject: [PATCH v3 4/5] arm64: dts: rk3399: Add dfi and dmc nodes. Date: Thu, 21 Mar 2019 19:14:39 -0400 Message-Id: <20190321231440.19031-5-gael.portay@collabora.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190321231440.19031-1-gael.portay@collabora.com> References: <20190321231440.19031-1-gael.portay@collabora.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190321_161449_246977_F24D9461 X-CRM114-Status: GOOD ( 15.15 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Mark Rutland Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org RnJvbTogTGluIEh1YW5nIDxobEByb2NrLWNoaXBzLmNvbT4KClRoZXNlIGFyZSByZXF1aXJlZCB0 byBzdXBwb3J0IEREUiBEVkZTIG9uIHJrMzM5OSBwbGF0Zm9ybS4gVGhlIHBhdGNoIGFsc28KaW50 cm9kdWNlcyBhIG5ldyBmaWxlIHdpdGggZGVmYXVsdCBEUkFNIHNldHRpbmdzLgoKU2lnbmVkLW9m Zi1ieTogTGluIEh1YW5nIDxobEByb2NrLWNoaXBzLmNvbT4KU2lnbmVkLW9mZi1ieTogRW5yaWMg QmFsbGV0Ym8gaSBTZXJyYSA8ZW5yaWMuYmFsbGV0Ym9AY29sbGFib3JhLmNvbT4KU2lnbmVkLW9m Zi1ieTogR2HDq2wgUE9SVEFZIDxnYWVsLnBvcnRheUBjb2xsYWJvcmEuY29tPgotLS0KCkNoYW5n ZXMgaW4gdjM6IE5vbmUKCkNoYW5nZXMgaW4gdjI6Ci0gW1BBVENIIDcvOF0gUmV3b3JkIHRoZSBj b21taXQgbWVzc2FnZSB0byByZWZsZWN0IHRoZSByZW1vdmFsIG9mCiAgICAgICAgICAgICAgcmsz MzkwLWRyYW0tZGVmYXVsdC10aW1pbmcuZHRzIGluIHYxLgoKQ2hhbmdlcyBpbiB2MToKLSBbUkZD IDgvMTBdIE1vdmUgcmszMzk5LWRyYW0uaCB0byBkdC1pbmNsdWRlcy4KLSBbUkZDIDgvMTBdIFB1 dCBzZHJhbSBkZWZhdWx0IHZhbHVlcyB1bmRlciB0aGUgZG1jIG5vZGUuCi0gW1JGQyA4LzEwXSBS ZW1vdmVkIHJrMzM5OS1kcmFtLWRlZmF1bHQtdGltaW5nLmR0cwoKIC4uLi9ib290L2R0cy9yb2Nr Y2hpcC9yazMzOTktb3AxLW9wcC5kdHNpICAgICB8IDI5ICsrKysrKysrCiBhcmNoL2FybTY0L2Jv b3QvZHRzL3JvY2tjaGlwL3JrMzM5OS5kdHNpICAgICAgfCA0OSArKysrKysrKysrKysrCiBpbmNs dWRlL2R0LWJpbmRpbmdzL3Bvd2VyL3JrMzM5OS1kcmFtLmggICAgICAgfCA3MyArKysrKysrKysr KysrKysrKysrCiAzIGZpbGVzIGNoYW5nZWQsIDE1MSBpbnNlcnRpb25zKCspCiBjcmVhdGUgbW9k ZSAxMDA2NDQgaW5jbHVkZS9kdC1iaW5kaW5ncy9wb3dlci9yazMzOTktZHJhbS5oCgpkaWZmIC0t Z2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9yb2NrY2hpcC9yazMzOTktb3AxLW9wcC5kdHNpIGIv YXJjaC9hcm02NC9ib290L2R0cy9yb2NrY2hpcC9yazMzOTktb3AxLW9wcC5kdHNpCmluZGV4IDY5 Y2M5YjA1YmFhNS4uYzllNzAzMmIwMWE4IDEwMDY0NAotLS0gYS9hcmNoL2FybTY0L2Jvb3QvZHRz L3JvY2tjaGlwL3JrMzM5OS1vcDEtb3BwLmR0c2kKKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy9y b2NrY2hpcC9yazMzOTktb3AxLW9wcC5kdHNpCkBAIC0xMTAsNiArMTEwLDMxIEBACiAJCQlvcHAt bWljcm92b2x0ID0gPDEwNzUwMDA+OwogCQl9OwogCX07CisKKwlkbWNfb3BwX3RhYmxlOiBkbWNf b3BwX3RhYmxlIHsKKwkJY29tcGF0aWJsZSA9ICJvcGVyYXRpbmctcG9pbnRzLXYyIjsKKworCQlv cHAwMCB7CisJCQlvcHAtaHogPSAvYml0cy8gNjQgPDIwMDAwMDAwMD47CisJCQlvcHAtbWljcm92 b2x0ID0gPDkwMDAwMD47CisJCX07CisJCW9wcDAxIHsKKwkJCW9wcC1oeiA9IC9iaXRzLyA2NCA8 NDAwMDAwMDAwPjsKKwkJCW9wcC1taWNyb3ZvbHQgPSA8OTAwMDAwPjsKKwkJfTsKKwkJb3BwMDIg eworCQkJb3BwLWh6ID0gL2JpdHMvIDY0IDw2NjYwMDAwMDA+OworCQkJb3BwLW1pY3Jvdm9sdCA9 IDw5MDAwMDA+OworCQl9OworCQlvcHAwMyB7CisJCQlvcHAtaHogPSAvYml0cy8gNjQgPDgwMDAw MDAwMD47CisJCQlvcHAtbWljcm92b2x0ID0gPDkwMDAwMD47CisJCX07CisJCW9wcDA0IHsKKwkJ CW9wcC1oeiA9IC9iaXRzLyA2NCA8OTI4MDAwMDAwPjsKKwkJCW9wcC1taWNyb3ZvbHQgPSA8OTAw MDAwPjsKKwkJfTsKKwl9OwogfTsKIAogJmNwdV9sMCB7CkBAIC0xMzksMyArMTY0LDcgQEAKICZn cHUgewogCW9wZXJhdGluZy1wb2ludHMtdjIgPSA8JmdwdV9vcHBfdGFibGU+OwogfTsKKworJmRt YyB7CisJb3BlcmF0aW5nLXBvaW50cy12MiA9IDwmZG1jX29wcF90YWJsZT47Cit9OwpkaWZmIC0t Z2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9yb2NrY2hpcC9yazMzOTkuZHRzaSBiL2FyY2gvYXJt NjQvYm9vdC9kdHMvcm9ja2NoaXAvcmszMzk5LmR0c2kKaW5kZXggZGI5ZDk0OGMwYjAzLi44ZmU4 NmEzZTc2NTggMTAwNjQ0Ci0tLSBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvcm9ja2NoaXAvcmszMzk5 LmR0c2kKKysrIGIvYXJjaC9hcm02NC9ib290L2R0cy9yb2NrY2hpcC9yazMzOTkuZHRzaQpAQCAt OCw2ICs4LDcgQEAKICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9pbnRlcnJ1cHQtY29udHJvbGxlci9h cm0tZ2ljLmg+CiAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvaW50ZXJydXB0LWNvbnRyb2xsZXIvaXJx Lmg+CiAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcGluY3RybC9yb2NrY2hpcC5oPgorI2luY2x1ZGUg PGR0LWJpbmRpbmdzL3Bvd2VyL3JrMzM5OS1kcmFtLmg+CiAjaW5jbHVkZSA8ZHQtYmluZGluZ3Mv cG93ZXIvcmszMzk5LXBvd2VyLmg+CiAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvdGhlcm1hbC90aGVy bWFsLmg+CiAKQEAgLTE4ODUsNiArMTg4Niw1NCBAQAogCQlzdGF0dXMgPSAiZGlzYWJsZWQiOwog CX07CiAKKwlkZmk6IGRmaUBmZjYzMDAwMCB7CisJCXJlZyA9IDwweDAwIDB4ZmY2MzAwMDAgMHgw MCAweDQwMDA+OworCQljb21wYXRpYmxlID0gInJvY2tjaGlwLHJrMzM5OS1kZmkiOworCQlyb2Nr Y2hpcCxwbXUgPSA8JnBtdWdyZj47CisJCWludGVycnVwdHMgPSA8R0lDX1NQSSAxMzEgSVJRX1RZ UEVfTEVWRUxfSElHSCAwPjsKKwkJY2xvY2tzID0gPCZjcnUgUENMS19ERFJfTU9OPjsKKwkJY2xv Y2stbmFtZXMgPSAicGNsa19kZHJfbW9uIjsKKwkJc3RhdHVzID0gImRpc2FibGVkIjsKKwl9Owor CisJZG1jOiBkbWMgeworCQljb21wYXRpYmxlID0gInJvY2tjaGlwLHJrMzM5OS1kbWMiOworCQly b2NrY2hpcCxwbXUgPSA8JnBtdWdyZj47CisJCWRldmZyZXEtZXZlbnRzID0gPCZkZmk+OworCQlj bG9ja3MgPSA8JmNydSBTQ0xLX0REUkM+OworCQljbG9jay1uYW1lcyA9ICJkbWNfY2xrIjsKKwkJ c3RhdHVzID0gImRpc2FibGVkIjsKKwkJcm9ja2NoaXAsZGRyM19zcGVlZF9iaW4gPSA8MjE+Owor CQlyb2NrY2hpcCxwZF9pZGxlID0gPDB4NDA+OworCQlyb2NrY2hpcCxzcl9pZGxlID0gPDB4Mj47 CisJCXJvY2tjaGlwLHNyX21jX2dhdGVfaWRsZSA9IDwweDM+OworCQlyb2NrY2hpcCxzcnBkX2xp dGVfaWRsZQk9IDwweDQ+OworCQlyb2NrY2hpcCxzdGFuZGJ5X2lkbGUgPSA8MHgyMDAwPjsKKwkJ cm9ja2NoaXAsZHJhbV9kbGxfZGlzX2ZyZXEgPSA8MzAwMDAwMDAwPjsKKwkJcm9ja2NoaXAscGh5 X2RsbF9kaXNfZnJlcSA9IDwxMjUwMDAwMDA+OworCQlyb2NrY2hpcCxhdXRvX3BkX2Rpc19mcmVx ID0gPDY2NjAwMDAwMD47CisJCXJvY2tjaGlwLGRkcjNfb2R0X2Rpc19mcmVxID0gPDMzMzAwMDAw MD47CisJCXJvY2tjaGlwLGRkcjNfZHJ2ID0gPEREUjNfRFNfNDBvaG0+OworCQlyb2NrY2hpcCxk ZHIzX29kdCA9IDxERFIzX09EVF8xMjBvaG0+OworCQlyb2NrY2hpcCxwaHlfZGRyM19jYV9kcnYg PSA8UEhZX0RSVl9PRFRfNDA+OworCQlyb2NrY2hpcCxwaHlfZGRyM19kcV9kcnYgPSA8UEhZX0RS Vl9PRFRfNDA+OworCQlyb2NrY2hpcCxwaHlfZGRyM19vZHQgPSA8UEhZX0RSVl9PRFRfMjQwPjsK KwkJcm9ja2NoaXAsbHBkZHIzX29kdF9kaXNfZnJlcSA9IDwzMzMwMDAwMDA+OworCQlyb2NrY2hp cCxscGRkcjNfZHJ2ID0gPExQM19EU18zNG9obT47CisJCXJvY2tjaGlwLGxwZGRyM19vZHQgPSA8 TFAzX09EVF8yNDBvaG0+OworCQlyb2NrY2hpcCxwaHlfbHBkZHIzX2NhX2RydiA9IDxQSFlfRFJW X09EVF80MD47CisJCXJvY2tjaGlwLHBoeV9scGRkcjNfZHFfZHJ2ID0gPFBIWV9EUlZfT0RUXzQw PjsKKwkJcm9ja2NoaXAscGh5X2xwZGRyM19vZHQgPSA8UEhZX0RSVl9PRFRfMjQwPjsKKwkJcm9j a2NoaXAsbHBkZHI0X29kdF9kaXNfZnJlcSA9IDwzMzMwMDAwMDA+OworCQlyb2NrY2hpcCxscGRk cjRfZHJ2ID0gPExQNF9QRERTXzYwb2htPjsKKwkJcm9ja2NoaXAsbHBkZHI0X2RxX29kdCA9IDxM UDRfRFFfT0RUXzQwb2htPjsKKwkJcm9ja2NoaXAsbHBkZHI0X2NhX29kdCA9IDxMUDRfQ0FfT0RU XzQwb2htPjsKKwkJcm9ja2NoaXAscGh5X2xwZGRyNF9jYV9kcnYgPSA8UEhZX0RSVl9PRFRfNDA+ OworCQlyb2NrY2hpcCxwaHlfbHBkZHI0X2NrX2NzX2RydiA9IDxQSFlfRFJWX09EVF84MD47CisJ CXJvY2tjaGlwLHBoeV9scGRkcjRfZHFfZHJ2ID0gPFBIWV9EUlZfT0RUXzgwPjsKKwkJcm9ja2No aXAscGh5X2xwZGRyNF9vZHQgPSA8UEhZX0RSVl9PRFRfNjA+OworCX07CisKIAlwaW5jdHJsOiBw aW5jdHJsIHsKIAkJY29tcGF0aWJsZSA9ICJyb2NrY2hpcCxyazMzOTktcGluY3RybCI7CiAJCXJv Y2tjaGlwLGdyZiA9IDwmZ3JmPjsKZGlmZiAtLWdpdCBhL2luY2x1ZGUvZHQtYmluZGluZ3MvcG93 ZXIvcmszMzk5LWRyYW0uaCBiL2luY2x1ZGUvZHQtYmluZGluZ3MvcG93ZXIvcmszMzk5LWRyYW0u aApuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLjRiM2Q0YTc5OTIzYgot LS0gL2Rldi9udWxsCisrKyBiL2luY2x1ZGUvZHQtYmluZGluZ3MvcG93ZXIvcmszMzk5LWRyYW0u aApAQCAtMCwwICsxLDczIEBACisvKiBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAr IE9SIFgxMSkgKi8KKy8qCisgKiBDb3B5cmlnaHQgKGMpIDIwMTYtMjAxOCwgRnV6aG91IFJvY2tj aGlwIEVsZWN0cm9uaWNzIENvLiwgTHRkCisgKgorICogQXV0aG9yOiBMaW4gSHVhbmcgPGhsQHJv Y2stY2hpcHMuY29tPgorICovCisKKyNpZm5kZWYgX0RUU19EUkFNX1JPQ0tDSElQX1JLMzM5OV9I CisjZGVmaW5lIF9EVFNfRFJBTV9ST0NLQ0hJUF9SSzMzOTlfSAorCisjZGVmaW5lIEREUjNfRFNf MzRvaG0JCTM0CisjZGVmaW5lIEREUjNfRFNfNDBvaG0JCTQwCisKKyNkZWZpbmUgRERSM19PRFRf RElTCQkwCisjZGVmaW5lIEREUjNfT0RUXzQwb2htCQk0MAorI2RlZmluZSBERFIzX09EVF82MG9o bQkJNjAKKyNkZWZpbmUgRERSM19PRFRfMTIwb2htCQkxMjAKKworI2RlZmluZSBMUDJfRFNfMzRv aG0JCTM0CisjZGVmaW5lIExQMl9EU180MG9obQkJNDAKKyNkZWZpbmUgTFAyX0RTXzQ4b2htCQk0 OAorI2RlZmluZSBMUDJfRFNfNjBvaG0JCTYwCisjZGVmaW5lIExQMl9EU182OF82b2htCQk2OAkv KiBvcHRpb25hbCAqLworI2RlZmluZSBMUDJfRFNfODBvaG0JCTgwCisjZGVmaW5lIExQMl9EU18x MjBvaG0JCTEyMAkvKiBvcHRpb25hbCAqLworCisjZGVmaW5lIExQM19EU18zNG9obQkJMzQKKyNk ZWZpbmUgTFAzX0RTXzQwb2htCQk0MAorI2RlZmluZSBMUDNfRFNfNDhvaG0JCTQ4CisjZGVmaW5l IExQM19EU182MG9obQkJNjAKKyNkZWZpbmUgTFAzX0RTXzgwb2htCQk4MAorI2RlZmluZSBMUDNf RFNfMzREXzQwVQkJMzQ0MAorI2RlZmluZSBMUDNfRFNfNDBEXzQ4VQkJNDA0OAorI2RlZmluZSBM UDNfRFNfMzREXzQ4VQkJMzQ0OAorCisjZGVmaW5lIExQM19PRFRfRElTCQkwCisjZGVmaW5lIExQ M19PRFRfNjBvaG0JCTYwCisjZGVmaW5lIExQM19PRFRfMTIwb2htCQkxMjAKKyNkZWZpbmUgTFAz X09EVF8yNDBvaG0JCTI0MAorCisjZGVmaW5lIExQNF9QRERTXzQwb2htCQk0MAorI2RlZmluZSBM UDRfUEREU180OG9obQkJNDgKKyNkZWZpbmUgTFA0X1BERFNfNjBvaG0JCTYwCisjZGVmaW5lIExQ NF9QRERTXzgwb2htCQk4MAorI2RlZmluZSBMUDRfUEREU18xMjBvaG0JCTEyMAorI2RlZmluZSBM UDRfUEREU18yNDBvaG0JCTI0MAorCisjZGVmaW5lIExQNF9EUV9PRFRfNDBvaG0JNDAKKyNkZWZp bmUgTFA0X0RRX09EVF80OG9obQk0OAorI2RlZmluZSBMUDRfRFFfT0RUXzYwb2htCTYwCisjZGVm aW5lIExQNF9EUV9PRFRfODBvaG0JODAKKyNkZWZpbmUgTFA0X0RRX09EVF8xMjBvaG0JMTIwCisj ZGVmaW5lIExQNF9EUV9PRFRfMjQwb2htCTI0MAorI2RlZmluZSBMUDRfRFFfT0RUX0RJUwkJMAor CisjZGVmaW5lIExQNF9DQV9PRFRfNDBvaG0JNDAKKyNkZWZpbmUgTFA0X0NBX09EVF80OG9obQk0 OAorI2RlZmluZSBMUDRfQ0FfT0RUXzYwb2htCTYwCisjZGVmaW5lIExQNF9DQV9PRFRfODBvaG0J ODAKKyNkZWZpbmUgTFA0X0NBX09EVF8xMjBvaG0JMTIwCisjZGVmaW5lIExQNF9DQV9PRFRfMjQw b2htCTI0MAorI2RlZmluZSBMUDRfQ0FfT0RUX0RJUwkJMAorCisjZGVmaW5lIFBIWV9EUlZfT0RU X0hpX1oJMAorI2RlZmluZSBQSFlfRFJWX09EVF8yNDAJCTI0MAorI2RlZmluZSBQSFlfRFJWX09E VF8xMjAJCTEyMAorI2RlZmluZSBQSFlfRFJWX09EVF84MAkJODAKKyNkZWZpbmUgUEhZX0RSVl9P RFRfNjAJCTYwCisjZGVmaW5lIFBIWV9EUlZfT0RUXzQ4CQk0OAorI2RlZmluZSBQSFlfRFJWX09E VF80MAkJNDAKKyNkZWZpbmUgUEhZX0RSVl9PRFRfMzRfMwkzNAorCisjZW5kaWYgLyogX0RUU19E UkFNX1JPQ0tDSElQX1JLMzM5OV9IICovCi0tIAoyLjIxLjAKCgpfX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlz dApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJh ZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==