From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: From: Rui Miguel Silva Subject: [PATCH v3 2/5] ARM: dts: imx7s: add multiplexer controls Date: Thu, 28 Mar 2019 14:25:13 +0000 Message-Id: <20190328142516.30372-3-rui.silva@linaro.org> In-Reply-To: <20190328142516.30372-1-rui.silva@linaro.org> References: <20190328142516.30372-1-rui.silva@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit To: Shawn Guo , Rob Herring , Fabio Estevam Cc: Laurent Pinchart , devicetree@vger.kernel.org, Rui Miguel Silva , Philipp Zabel List-ID: The IOMUXC General Purpose Register has bitfield to control video bus multiplexer to control the CSI input between the MIPI-CSI2 and parallel interface. Add that register and mask. Signed-off-by: Rui Miguel Silva Reviewed-by: Philipp Zabel --- arch/arm/boot/dts/imx7s.dtsi | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/imx7s.dtsi b/arch/arm/boot/dts/imx7s.dtsi index 9a680d3d6424..792efcd2caa1 100644 --- a/arch/arm/boot/dts/imx7s.dtsi +++ b/arch/arm/boot/dts/imx7s.dtsi @@ -497,8 +497,15 @@ gpr: iomuxc-gpr@30340000 { compatible = "fsl,imx7d-iomuxc-gpr", - "fsl,imx6q-iomuxc-gpr", "syscon"; + "fsl,imx6q-iomuxc-gpr", "syscon", + "simple-mfd"; reg = <0x30340000 0x10000>; + + mux: mux-controller { + compatible = "mmio-mux"; + #mux-control-cells = <0>; + mux-reg-masks = <0x14 0x00000010>; + }; }; ocotp: ocotp-ctrl@30350000 { -- 2.21.0