From: Andes <uboot@andestech.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 3/7] riscv: ae350: disable ATCPIT100 timer
Date: Mon, 1 Apr 2019 16:24:48 +0800 [thread overview]
Message-ID: <20190401082452.15218-4-uboot@andestech.com> (raw)
In-Reply-To: <20190401082452.15218-1-uboot@andestech.com>
From: Rick Chen <rick@andestech.com>
Disable ATCPIT100 SoC timer and replace by PLMT.
Signed-off-by: Rick Chen <rick@andestech.com>
Cc: Greentime Hu <greentime@andestech.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
configs/ae350_rv32_defconfig | 1 -
configs/ae350_rv64_defconfig | 1 -
2 files changed, 2 deletions(-)
diff --git a/configs/ae350_rv32_defconfig b/configs/ae350_rv32_defconfig
index 5837b48..e13c7de 100644
--- a/configs/ae350_rv32_defconfig
+++ b/configs/ae350_rv32_defconfig
@@ -33,4 +33,3 @@ CONFIG_BAUDRATE=38400
CONFIG_SYS_NS16550=y
CONFIG_SPI=y
CONFIG_ATCSPI200_SPI=y
-CONFIG_ATCPIT100_TIMER=y
diff --git a/configs/ae350_rv64_defconfig b/configs/ae350_rv64_defconfig
index b250d3f..a41f918 100644
--- a/configs/ae350_rv64_defconfig
+++ b/configs/ae350_rv64_defconfig
@@ -34,4 +34,3 @@ CONFIG_BAUDRATE=38400
CONFIG_SYS_NS16550=y
CONFIG_SPI=y
CONFIG_ATCSPI200_SPI=y
-CONFIG_ATCPIT100_TIMER=y
--
2.7.4
next prev parent reply other threads:[~2019-04-01 8:24 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-04-01 8:24 [U-Boot] [PATCH v3 0/7] AE350 SMP support RISC-V Andes
2019-04-01 8:24 ` [U-Boot] [PATCH v3 1/7] riscv: Add a SYSCON driver for Andestech's PLIC Andes
2019-04-01 8:42 ` Bin Meng
2019-04-01 9:08 ` Auer, Lukas
2019-04-01 9:12 ` Bin Meng
[not found] ` <CAN5B=e+jJ69ip4dxuitgDjGzV4QLVLLps2XzTcdbku18UL6RmA@mail.gmail.com>
2019-04-02 2:12 ` Rick Chen
2019-04-02 21:14 ` Auer, Lukas
2019-04-01 8:24 ` [U-Boot] [PATCH v3 2/7] riscv: Add a SYSCON driver for Andestech's PLMT Andes
2019-04-01 9:09 ` Auer, Lukas
2019-04-02 1:23 ` Rick Chen
2019-04-01 8:24 ` Andes [this message]
2019-04-01 9:13 ` [U-Boot] [PATCH v3 3/7] riscv: ae350: disable ATCPIT100 timer Auer, Lukas
2019-04-02 2:57 ` Rick Chen
2019-04-01 8:24 ` [U-Boot] [PATCH v3 4/7] riscv: ax25: Add platform-specific Kconfig options Andes
2019-04-01 9:13 ` Auer, Lukas
2019-04-01 8:24 ` [U-Boot] [PATCH v3 5/7] riscv: ax25: Andes specific cache shall only support in M-mode Andes
2019-04-01 9:14 ` Auer, Lukas
2019-04-01 8:24 ` [U-Boot] [PATCH v3 6/7] riscv: dts: ae350 support SMP Andes
2019-04-01 8:42 ` Bin Meng
2019-04-01 9:17 ` Auer, Lukas
2019-04-01 8:24 ` [U-Boot] [PATCH v3 7/7] riscv: ae350: enable SMP Andes
2019-04-01 9:17 ` Auer, Lukas
2019-04-01 9:01 ` [U-Boot] [PATCH v3 0/7] AE350 SMP support RISC-V Bin Meng
2019-04-02 1:22 ` Rick Chen
2019-04-03 1:37 ` Rick Chen
2019-04-04 13:49 ` Bin Meng
2019-04-08 2:10 ` Rick Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190401082452.15218-4-uboot@andestech.com \
--to=uboot@andestech.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.