From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.0 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_PASS,URIBL_BLOCKED, USER_AGENT_NEOMUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6FDF4C43219 for ; Fri, 26 Apr 2019 06:20:35 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id E4842206E0 for ; Fri, 26 Apr 2019 06:20:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726814AbfDZGUR (ORCPT ); Fri, 26 Apr 2019 02:20:17 -0400 Received: from mga12.intel.com ([192.55.52.136]:57482 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725944AbfDZGUQ (ORCPT ); Fri, 26 Apr 2019 02:20:16 -0400 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Apr 2019 23:20:11 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.60,396,1549958400"; d="yaml'?scan'208";a="137604129" Received: from shao2-debian.sh.intel.com (HELO localhost) ([10.239.13.6]) by orsmga008.jf.intel.com with ESMTP; 25 Apr 2019 23:20:05 -0700 Date: Fri, 26 Apr 2019 14:20:30 +0800 From: kernel test robot To: Waiman Long Cc: Ingo Molnar , Peter Zijlstra , Andrew Morton , Davidlohr Bueso , Linus Torvalds , "Paul E. McKenney" , Peter Zijlstra , Thomas Gleixner , Tim Chen , Will Deacon , LKML , "H. Peter Anvin" , tipbuild@zytor.com, lkp@01.org Subject: [locking/rwsem] e59710760a: vm-scalability.median -32.1% regression Message-ID: <20190426062030.GA4840@shao2-debian> MIME-Version: 1.0 Content-Type: multipart/mixed; boundary="rwEMma7ioTxnRzrJ" Content-Disposition: inline Content-Transfer-Encoding: 8bit User-Agent: NeoMutt/20170113 (1.7.2) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --rwEMma7ioTxnRzrJ Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit Greeting, FYI, we noticed a -32.1% regression of vm-scalability.median due to commit: commit: e59710760a857745a17e0283c7ba34e69f93711f ("locking/rwsem: Make rwsem_spin_on_owner() return owner state") https://git.kernel.org/cgit/linux/kernel/git/tip/tip.git WIP.locking/core in testcase: vm-scalability on test machine: 160 threads Intel(R) Xeon(R) CPU E7-8890 v4 @ 2.20GHz with 256G memory with following parameters: runtime: 300s test: small-allocs cpufreq_governor: performance ucode: 0xb00002e test-description: The motivation behind this suite is to exercise functions and regions of the mm/ of the Linux kernel which are of interest to us. test-url: https://git.kernel.org/cgit/linux/kernel/git/wfg/vm-scalability.git/ Details are as below: --------------------------------------------------------------------------------------------------> To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp install job.yaml # job file is attached in this email bin/lkp run job.yaml ========================================================================================= compiler/cpufreq_governor/kconfig/rootfs/runtime/tbox_group/test/testcase/ucode: gcc-7/performance/x86_64-rhel-7.6/debian-x86_64-2018-04-03.cgz/300s/lkp-bdw-ex2/small-allocs/vm-scalability/0xb00002e commit: ec0f427b82 ("locking/rwsem: Remove rwsem_wake() wakeup optimization") e59710760a ("locking/rwsem: Make rwsem_spin_on_owner() return owner state") ec0f427b82848eb8 e59710760a857745a17e0283c7b ---------------- --------------------------- fail:runs %reproduction fail:runs | | | :4 28% 1:4 perf-profile.calltrace.cycles-pp.error_entry.do_access 0:4 36% 1:4 perf-profile.children.cycles-pp.error_entry 0:4 28% 1:4 perf-profile.self.cycles-pp.error_entry %stddev %change %stddev \ | \ 60929 -32.1% 41369 ± 5% vm-scalability.median 11698009 -32.1% 7942982 ± 5% vm-scalability.throughput 372.79 +4.2% 388.43 vm-scalability.time.elapsed_time 372.79 +4.2% 388.43 vm-scalability.time.elapsed_time.max 25325 -83.9% 4087 vm-scalability.time.involuntary_context_switches 7.814e+08 -32.1% 5.303e+08 ± 5% vm-scalability.time.minor_page_faults 18741 -95.7% 813.00 ± 4% vm-scalability.time.percent_of_cpu_this_job_got 67442 -96.7% 2223 ± 7% vm-scalability.time.system_time 2425 -61.3% 938.26 ± 2% vm-scalability.time.user_time 4038545 ± 2% +646.6% 30153014 ± 9% vm-scalability.time.voluntary_context_switches 3.516e+09 -32.1% 2.386e+09 ± 5% vm-scalability.workload 1017651 ± 2% -37.2% 638913 ± 6% numa-numastat.node1.local_node 1030160 ± 2% -35.0% 670015 ± 6% numa-numastat.node1.numa_hit 12513 +148.6% 31101 numa-numastat.node1.other_node 3.00 +3044.4% 94.33 vmstat.cpu.id 92.33 -96.8% 3.00 vmstat.cpu.sy 184.00 -96.0% 7.33 ± 6% vmstat.procs.r 22977 ± 2% +574.3% 154928 ± 7% vmstat.system.cs 3.13 ± 6% +91.8 94.91 mpstat.cpu.all.idle% 0.00 ± 28% +0.0 0.00 ± 40% mpstat.cpu.all.iowait% 0.00 ± 37% +0.0 0.04 ± 8% mpstat.cpu.all.soft% 93.48 -89.9 3.55 ± 5% mpstat.cpu.all.sys% 3.39 -1.9 1.50 ± 3% mpstat.cpu.all.usr% 367593 -23.8% 280096 meminfo.Active 367406 -23.8% 279908 meminfo.Active(anon) 31515 ± 2% -20.9% 24943 meminfo.Mapped 15378517 -24.9% 11549254 ± 5% meminfo.Memused 3576965 -29.7% 2513277 ± 6% meminfo.PageTables 9370177 -29.0% 6653846 ± 6% meminfo.SUnreclaim 367367 -25.4% 274189 meminfo.Shmem 9472805 -28.7% 6753140 ± 6% meminfo.Slab 65149 -32.7% 43877 ± 3% meminfo.max_used_kB 9149214 ± 7% +1131.9% 1.127e+08 ± 15% cpuidle.C1.time 283022 ± 3% +450.4% 1557676 ± 26% cpuidle.C1.usage 5116514 ± 17% +7600.0% 3.94e+08 ± 37% cpuidle.C1E.time 97068 ± 10% +4971.2% 4922535 ± 30% cpuidle.C1E.usage 9.494e+08 ± 35% +3229.2% 3.161e+10 ± 25% cpuidle.C3.time 2656491 ± 12% +3531.0% 96458415 ± 4% cpuidle.C3.usage 1.321e+09 ± 18% +2781.5% 3.808e+10 ± 23% cpuidle.C6.time 2085373 ± 5% +3273.3% 70346823 ± 10% cpuidle.C6.usage 5548437 ± 2% +136.6% 13127177 ± 28% cpuidle.POLL.time 3603010 ± 3% +71.1% 6165255 ± 37% cpuidle.POLL.usage 91867 -23.8% 69979 proc-vmstat.nr_active_anon 347299 -6.2% 325621 proc-vmstat.nr_file_pages 65652 -1.6% 64622 proc-vmstat.nr_inactive_anon 7831 -20.4% 6237 proc-vmstat.nr_mapped 893105 -29.7% 628251 ± 6% proc-vmstat.nr_page_table_pages 91769 -25.3% 68522 proc-vmstat.nr_shmem 25655 -3.2% 24822 proc-vmstat.nr_slab_reclaimable 2339692 -28.9% 1663201 ± 6% proc-vmstat.nr_slab_unreclaimable 91867 -23.8% 69979 proc-vmstat.nr_zone_active_anon 65652 -1.6% 64622 proc-vmstat.nr_zone_inactive_anon 4648577 -23.8% 3542930 ± 4% proc-vmstat.numa_hit 4555328 -24.3% 3449587 ± 4% proc-vmstat.numa_local 45275 ± 4% -84.9% 6828 proc-vmstat.pgactivate 6694983 -25.8% 4964955 ± 4% proc-vmstat.pgalloc_normal 7.825e+08 -32.1% 5.315e+08 ± 5% proc-vmstat.pgfault 6615706 -25.4% 4933308 ± 4% proc-vmstat.pgfree 2512 -92.6% 185.33 ± 5% turbostat.Avg_MHz 96.91 -89.7 7.17 ± 5% turbostat.Busy% 282134 ± 3% +451.8% 1556841 ± 26% turbostat.C1 0.01 +0.1 0.15 ± 14% turbostat.C1% 93722 ± 11% +5149.9% 4920371 ± 30% turbostat.C1E 0.01 +0.5 0.52 ± 36% turbostat.C1E% 2654346 ± 12% +3533.9% 96456202 ± 4% turbostat.C3 1.31 ± 35% +40.8 42.15 ± 27% turbostat.C3% 2015428 ± 5% +3387.9% 70296359 ± 10% turbostat.C6 1.80 ± 19% +48.6 50.41 ± 21% turbostat.C6% 2.14 ± 5% +2647.0% 58.88 turbostat.CPU%c1 0.28 ± 86% +4122.4% 11.96 ± 66% turbostat.CPU%c3 0.66 ± 33% +3231.8% 21.99 ± 38% turbostat.CPU%c6 54.00 -21.0% 42.67 ± 2% turbostat.CoreTmp 0.52 ± 14% +233.8% 1.75 ± 25% turbostat.Pkg%pc2 59.33 -19.1% 48.00 turbostat.PkgTmp 565.50 -38.4% 348.22 turbostat.PkgWatt 2841 -10.0% 2557 numa-vmstat.node0.nr_mapped 226584 -32.4% 153194 ± 10% numa-vmstat.node0.nr_page_table_pages 598824 -31.3% 411102 ± 10% numa-vmstat.node0.nr_slab_unreclaimable 1499 ± 2% -18.3% 1225 numa-vmstat.node1.nr_mapped 222867 -25.8% 165466 ± 8% numa-vmstat.node1.nr_page_table_pages 697.67 ± 11% -43.0% 397.67 ± 57% numa-vmstat.node1.nr_shmem 4633 ± 5% -26.9% 3387 ± 20% numa-vmstat.node1.nr_slab_reclaimable 582030 -25.3% 434486 ± 8% numa-vmstat.node1.nr_slab_unreclaimable 869834 ± 4% -22.3% 675455 ± 8% numa-vmstat.node1.numa_hit 774378 ± 4% -27.5% 561295 ± 10% numa-vmstat.node1.numa_local 95455 +19.6% 114159 numa-vmstat.node1.numa_other 1659 ± 17% -26.3% 1223 numa-vmstat.node2.nr_mapped 219759 -27.4% 159465 ± 10% numa-vmstat.node2.nr_page_table_pages 573347 -26.8% 419676 ± 9% numa-vmstat.node2.nr_slab_unreclaimable 49433 ± 10% -44.4% 27484 ± 32% numa-vmstat.node3.nr_active_anon 1829 ± 12% -32.0% 1243 numa-vmstat.node3.nr_mapped 224449 -33.1% 150193 ± 7% numa-vmstat.node3.nr_page_table_pages 586613 -32.2% 397888 ± 7% numa-vmstat.node3.nr_slab_unreclaimable 49433 ± 10% -44.4% 27484 ± 32% numa-vmstat.node3.nr_zone_active_anon 11342 -9.8% 10231 numa-meminfo.node0.Mapped 3993788 ± 3% -25.8% 2964993 ± 12% numa-meminfo.node0.MemUsed 906860 -32.4% 612935 ± 10% numa-meminfo.node0.PageTables 2397639 -31.4% 1644736 ± 10% numa-meminfo.node0.SUnreclaim 2430843 -30.9% 1679208 ± 10% numa-meminfo.node0.Slab 2839 ± 26% -55.5% 1262 ± 87% numa-meminfo.node1.Inactive 18533 ± 5% -26.9% 13549 ± 20% numa-meminfo.node1.KReclaimable 5976 -18.0% 4901 numa-meminfo.node1.Mapped 3667695 ± 2% -21.8% 2866565 ± 9% numa-meminfo.node1.MemUsed 892364 -25.8% 662072 ± 8% numa-meminfo.node1.PageTables 18533 ± 5% -26.9% 13549 ± 20% numa-meminfo.node1.SReclaimable 2330301 -25.4% 1738329 ± 8% numa-meminfo.node1.SUnreclaim 2792 ± 11% -43.0% 1592 ± 57% numa-meminfo.node1.Shmem 2348834 -25.4% 1751879 ± 8% numa-meminfo.node1.Slab 6579 ± 16% -25.6% 4896 numa-meminfo.node2.Mapped 3760680 ± 4% -25.5% 2801836 ± 7% numa-meminfo.node2.MemUsed 879566 -27.5% 638048 ± 10% numa-meminfo.node2.PageTables 2295105 -26.8% 1679120 ± 9% numa-meminfo.node2.SUnreclaim 2316800 -26.8% 1695376 ± 9% numa-meminfo.node2.Slab 197900 ± 10% -44.4% 110069 ± 32% numa-meminfo.node3.Active 197820 ± 10% -44.4% 109944 ± 32% numa-meminfo.node3.Active(anon) 7300 ± 12% -31.8% 4977 numa-meminfo.node3.Mapped 3957918 ± 2% -26.3% 2917027 ± 3% numa-meminfo.node3.MemUsed 898474 -33.1% 600933 ± 7% numa-meminfo.node3.PageTables 2348303 -32.2% 1591936 ± 7% numa-meminfo.node3.SUnreclaim 2377495 -31.6% 1626948 ± 7% numa-meminfo.node3.Slab 18683 ± 3% -22.0% 14573 slabinfo.cred_jar.active_objs 18683 ± 3% -22.0% 14573 slabinfo.cred_jar.num_objs 8411 -27.0% 6142 ± 13% slabinfo.files_cache.active_objs 8411 -27.0% 6142 ± 13% slabinfo.files_cache.num_objs 51583 -21.7% 40388 ± 3% slabinfo.filp.active_objs 806.67 -21.2% 635.33 ± 3% slabinfo.filp.active_slabs 51644 -21.2% 40691 ± 3% slabinfo.filp.num_objs 806.67 -21.2% 635.33 ± 3% slabinfo.filp.num_slabs 19744 ± 2% +16.0% 22910 ± 5% slabinfo.kmalloc-96.active_objs 19862 ± 2% +15.8% 23006 ± 5% slabinfo.kmalloc-96.num_objs 5853 -18.6% 4764 ± 15% slabinfo.mm_struct.active_objs 5853 -18.6% 4764 ± 15% slabinfo.mm_struct.num_objs 23269 -10.5% 20833 ± 6% slabinfo.proc_inode_cache.active_objs 23276 -10.5% 20839 ± 6% slabinfo.proc_inode_cache.num_objs 11010 ± 2% -6.3% 10321 ± 4% slabinfo.shmem_inode_cache.active_objs 11010 ± 2% -6.3% 10321 ± 4% slabinfo.shmem_inode_cache.num_objs 4390 -17.9% 3606 ± 8% slabinfo.sighand_cache.active_objs 4392 -17.7% 3616 ± 8% slabinfo.sighand_cache.num_objs 7116 -20.4% 5662 ± 10% slabinfo.signal_cache.active_objs 7116 -20.4% 5662 ± 10% slabinfo.signal_cache.num_objs 10675 -23.9% 8127 ± 13% slabinfo.task_delay_info.active_objs 10675 -23.9% 8127 ± 13% slabinfo.task_delay_info.num_objs 3416 -18.5% 2785 ± 4% slabinfo.task_struct.active_objs 687.67 -18.8% 558.67 ± 4% slabinfo.task_struct.active_slabs 3440 -18.7% 2796 ± 4% slabinfo.task_struct.num_objs 687.67 -18.8% 558.67 ± 4% slabinfo.task_struct.num_slabs 45792115 -29.6% 32241884 ± 6% slabinfo.vm_area_struct.active_objs 1144913 -29.6% 806357 ± 6% slabinfo.vm_area_struct.active_slabs 45796577 -29.6% 32254336 ± 6% slabinfo.vm_area_struct.num_objs 1144913 -29.6% 806357 ± 6% slabinfo.vm_area_struct.num_slabs 0.64 ± 21% +2945.1% 19.39 ± 9% perf-stat.i.MPKI 5.929e+10 -87.0% 7.684e+09 ± 4% perf-stat.i.branch-instructions 0.05 ± 24% +1.7 1.73 perf-stat.i.branch-miss-rate% 18165016 +212.6% 56788224 ± 4% perf-stat.i.branch-misses 48.10 -41.0 7.12 ± 11% perf-stat.i.cache-miss-rate% 54971263 -64.2% 19652259 ± 8% perf-stat.i.cache-misses 1.164e+08 +137.9% 2.767e+08 ± 3% perf-stat.i.cache-references 23169 ± 2% +574.6% 156291 ± 7% perf-stat.i.context-switches 1.69 +44.0% 2.43 perf-stat.i.cpi 4.828e+11 -92.4% 3.652e+10 ± 3% perf-stat.i.cpu-cycles 97.09 ± 2% -20.4% 77.31 ± 4% perf-stat.i.cpu-migrations 10978 -80.5% 2139 ± 4% perf-stat.i.cycles-between-cache-misses 0.02 ± 11% +0.4 0.37 ± 5% perf-stat.i.dTLB-load-miss-rate% 12748269 +51.2% 19269023 perf-stat.i.dTLB-load-misses 8.967e+10 -92.3% 6.889e+09 ± 4% perf-stat.i.dTLB-loads 0.04 ± 12% +0.1 0.12 ± 2% perf-stat.i.dTLB-store-miss-rate% 499845 ± 12% +392.1% 2459874 ± 3% perf-stat.i.dTLB-store-misses 2.007e+09 +14.5% 2.298e+09 ± 3% perf-stat.i.dTLB-stores 86.08 -12.7 73.42 ± 2% perf-stat.i.iTLB-load-miss-rate% 5182063 +9.9% 5694315 ± 3% perf-stat.i.iTLB-load-misses 138350 +1322.6% 1968129 ± 10% perf-stat.i.iTLB-loads 2.923e+11 -91.3% 2.542e+10 ± 4% perf-stat.i.instructions 1348186 ± 4% -99.7% 4431 ± 7% perf-stat.i.instructions-per-iTLB-miss 0.60 +14.5% 0.69 perf-stat.i.ipc 2093222 -34.9% 1363023 ± 4% perf-stat.i.minor-faults 79.67 +16.3 96.01 perf-stat.i.node-load-miss-rate% 11076687 -27.0% 8080669 ± 7% perf-stat.i.node-load-misses 2984622 -87.7% 366915 ± 3% perf-stat.i.node-loads 65.65 +2.5 68.17 perf-stat.i.node-store-miss-rate% 3579988 -17.0% 2972728 ± 6% perf-stat.i.node-store-misses 1865411 -26.5% 1371147 ± 8% perf-stat.i.node-stores 2093225 -34.9% 1363026 ± 4% perf-stat.i.page-faults 0.40 +2643.6% 10.93 ± 7% perf-stat.overall.MPKI 0.03 +0.7 0.74 perf-stat.overall.branch-miss-rate% 47.23 -40.1 7.15 ± 11% perf-stat.overall.cache-miss-rate% 1.65 -12.7% 1.44 perf-stat.overall.cpi 8779 -78.8% 1865 ± 4% perf-stat.overall.cycles-between-cache-misses 0.01 +0.3 0.28 ± 4% perf-stat.overall.dTLB-load-miss-rate% 0.02 ± 12% +0.1 0.11 perf-stat.overall.dTLB-store-miss-rate% 97.39 -23.0 74.37 ± 2% perf-stat.overall.iTLB-load-miss-rate% 56402 -92.1% 4463 perf-stat.overall.instructions-per-iTLB-miss 0.61 +14.5% 0.69 perf-stat.overall.ipc 78.77 +16.9 95.62 perf-stat.overall.node-load-miss-rate% 65.74 +2.7 68.47 perf-stat.overall.node-store-miss-rate% 31078 -86.6% 4154 perf-stat.overall.path-length 5.911e+10 -87.0% 7.66e+09 ± 4% perf-stat.ps.branch-instructions 18126329 +212.3% 56614513 ± 4% perf-stat.ps.branch-misses 54823408 -64.1% 19657358 ± 8% perf-stat.ps.cache-misses 1.161e+08 +137.8% 2.76e+08 ± 3% perf-stat.ps.cache-references 23094 ± 2% +574.6% 155801 ± 7% perf-stat.ps.context-switches 4.813e+11 -92.4% 3.654e+10 ± 3% perf-stat.ps.cpu-cycles 96.89 ± 2% -20.2% 77.29 ± 4% perf-stat.ps.cpu-migrations 12709846 +51.1% 19206141 perf-stat.ps.dTLB-load-misses 8.939e+10 -92.3% 6.869e+09 ± 4% perf-stat.ps.dTLB-loads 498796 ± 12% +391.6% 2452332 ± 3% perf-stat.ps.dTLB-store-misses 2.001e+09 +14.5% 2.292e+09 ± 3% perf-stat.ps.dTLB-stores 5166142 +9.9% 5675825 ± 3% perf-stat.ps.iTLB-load-misses 138196 +1319.9% 1962210 ± 10% perf-stat.ps.iTLB-loads 2.914e+11 -91.3% 2.535e+10 ± 4% perf-stat.ps.instructions 2086551 -34.9% 1358354 ± 4% perf-stat.ps.minor-faults 11043965 -27.0% 8061836 ± 7% perf-stat.ps.node-load-misses 2976983 -87.6% 367987 ± 3% perf-stat.ps.node-loads 3569562 -16.9% 2966237 ± 6% perf-stat.ps.node-store-misses 1859928 -26.5% 1367126 ± 8% perf-stat.ps.node-stores 2086551 -34.9% 1358354 ± 4% perf-stat.ps.page-faults 1.093e+14 -90.9% 9.918e+12 ± 6% perf-stat.total.instructions 0.00 +1.2e+10% 115.65 ± 79% sched_debug.cfs_rq:/.MIN_vruntime.avg 0.00 +1.4e+12% 13538 ± 61% sched_debug.cfs_rq:/.MIN_vruntime.max 0.00 +5.7e+25% 1185 ± 70% sched_debug.cfs_rq:/.MIN_vruntime.stddev 13838 ± 3% +669.4% 106475 ± 8% sched_debug.cfs_rq:/.load.max 2138 ± 20% -100.0% 0.00 sched_debug.cfs_rq:/.load.min 1549 ± 14% +1270.5% 21233 ± 7% sched_debug.cfs_rq:/.load.stddev 9.69 ± 6% -48.1% 5.03 ± 26% sched_debug.cfs_rq:/.load_avg.avg 2.78 ± 12% -100.0% 0.00 sched_debug.cfs_rq:/.load_avg.min 0.00 +1.2e+10% 115.65 ± 79% sched_debug.cfs_rq:/.max_vruntime.avg 0.00 +1.4e+12% 13538 ± 61% sched_debug.cfs_rq:/.max_vruntime.max 0.00 +5.7e+25% 1185 ± 70% sched_debug.cfs_rq:/.max_vruntime.stddev 30032364 -99.7% 104492 ± 5% sched_debug.cfs_rq:/.min_vruntime.avg 30308408 -99.5% 140383 ± 2% sched_debug.cfs_rq:/.min_vruntime.max 27979369 -99.8% 65034 ± 13% sched_debug.cfs_rq:/.min_vruntime.min 311252 ± 5% -95.2% 14804 ± 10% sched_debug.cfs_rq:/.min_vruntime.stddev 0.82 -93.3% 0.06 ± 4% sched_debug.cfs_rq:/.nr_running.avg 0.39 ± 20% -100.0% 0.00 sched_debug.cfs_rq:/.nr_running.min 0.12 ± 16% +84.0% 0.22 sched_debug.cfs_rq:/.nr_running.stddev 227.50 ± 35% -57.4% 96.86 ± 70% sched_debug.cfs_rq:/.removed.load_avg.max 10505 ± 35% -57.2% 4492 ± 70% sched_debug.cfs_rq:/.removed.runnable_sum.max 92.94 ± 11% -47.9% 48.43 ± 70% sched_debug.cfs_rq:/.removed.util_avg.max 3.64 -73.6% 0.96 ± 6% sched_debug.cfs_rq:/.runnable_load_avg.avg 14.83 +596.1% 103.25 ± 8% sched_debug.cfs_rq:/.runnable_load_avg.max 1.22 ± 34% -100.0% 0.00 sched_debug.cfs_rq:/.runnable_load_avg.min 1.54 ± 8% +436.8% 8.28 ± 9% sched_debug.cfs_rq:/.runnable_load_avg.stddev 12576 ± 2% +746.6% 106475 ± 8% sched_debug.cfs_rq:/.runnable_weight.max 2138 ± 20% -100.0% 0.00 sched_debug.cfs_rq:/.runnable_weight.min 1445 ± 11% +1371.4% 21266 ± 7% sched_debug.cfs_rq:/.runnable_weight.stddev 279148 ± 29% -95.1% 13767 ± 21% sched_debug.cfs_rq:/.spread0.max -2052888 -97.0% -61649 sched_debug.cfs_rq:/.spread0.min 311380 ± 5% -95.2% 14824 ± 10% sched_debug.cfs_rq:/.spread0.stddev 868.13 -92.0% 69.75 ± 2% sched_debug.cfs_rq:/.util_avg.avg 1483 ± 6% -53.4% 691.44 ± 3% sched_debug.cfs_rq:/.util_avg.max 291.22 ± 26% -100.0% 0.00 sched_debug.cfs_rq:/.util_avg.min 108.79 ± 5% -26.5% 79.96 ± 3% sched_debug.cfs_rq:/.util_avg.stddev 776.76 -99.4% 4.78 ± 4% sched_debug.cfs_rq:/.util_est_enqueued.avg 1417 ± 2% -81.7% 259.83 ± 8% sched_debug.cfs_rq:/.util_est_enqueued.max 25.00 ±138% -100.0% 0.00 sched_debug.cfs_rq:/.util_est_enqueued.min 155.47 ± 11% -82.5% 27.22 ± 5% sched_debug.cfs_rq:/.util_est_enqueued.stddev 631145 ± 8% +41.7% 894444 sched_debug.cpu.avg_idle.avg 304813 ± 3% -47.5% 160134 ± 5% sched_debug.cpu.avg_idle.stddev 217240 ± 2% +9.8% 238611 ± 6% sched_debug.cpu.clock.avg 217260 ± 2% +9.8% 238626 ± 6% sched_debug.cpu.clock.max 217219 ± 2% +9.8% 238597 ± 6% sched_debug.cpu.clock.min 11.94 ± 6% -30.3% 8.32 ± 5% sched_debug.cpu.clock.stddev 217240 ± 2% +9.8% 238611 ± 6% sched_debug.cpu.clock_task.avg 217260 ± 2% +9.8% 238626 ± 6% sched_debug.cpu.clock_task.max 217219 ± 2% +9.8% 238597 ± 6% sched_debug.cpu.clock_task.min 11.94 ± 6% -30.3% 8.32 ± 5% sched_debug.cpu.clock_task.stddev 3.88 ± 11% -77.5% 0.87 ± 4% sched_debug.cpu.cpu_load[0].avg 1.00 ± 27% -100.0% 0.00 sched_debug.cpu.cpu_load[0].min 3.75 ± 7% -76.7% 0.88 ± 6% sched_debug.cpu.cpu_load[1].avg 42.44 ± 92% +140.4% 102.02 ± 7% sched_debug.cpu.cpu_load[1].max 1.28 ± 30% -100.0% 0.00 sched_debug.cpu.cpu_load[1].min 3.28 ± 80% +135.1% 7.71 ± 6% sched_debug.cpu.cpu_load[1].stddev 3.71 ± 5% -79.1% 0.77 ± 5% sched_debug.cpu.cpu_load[2].avg 29.94 ± 76% +225.8% 97.56 ± 4% sched_debug.cpu.cpu_load[2].max 1.67 ± 29% -100.0% 0.00 sched_debug.cpu.cpu_load[2].min 2.36 ± 61% +210.4% 7.33 ± 4% sched_debug.cpu.cpu_load[2].stddev 3.68 ± 3% -81.6% 0.68 ± 2% sched_debug.cpu.cpu_load[3].avg 23.56 ± 60% +281.4% 89.84 ± 7% sched_debug.cpu.cpu_load[3].max 1.78 ± 28% -100.0% 0.00 sched_debug.cpu.cpu_load[3].min 1.88 ± 45% +255.1% 6.69 ± 6% sched_debug.cpu.cpu_load[3].stddev 3.69 -83.7% 0.60 ± 13% sched_debug.cpu.cpu_load[4].avg 27.94 ± 6% +196.8% 82.94 ± 17% sched_debug.cpu.cpu_load[4].max 1.78 ± 28% -100.0% 0.00 sched_debug.cpu.cpu_load[4].min 2.10 ± 5% +190.9% 6.10 ± 16% sched_debug.cpu.cpu_load[4].stddev 2565 ± 2% -92.9% 182.20 ± 5% sched_debug.cpu.curr->pid.avg 7577 +10.5% 8374 ± 5% sched_debug.cpu.curr->pid.max 1092 ± 20% -100.0% 0.00 sched_debug.cpu.curr->pid.min 585.80 ± 13% +52.1% 891.25 ± 4% sched_debug.cpu.curr->pid.stddev 13838 ± 3% +669.4% 106475 ± 8% sched_debug.cpu.load.max 2138 ± 20% -100.0% 0.00 sched_debug.cpu.load.min 1390 ± 12% +1378.0% 20550 ± 6% sched_debug.cpu.load.stddev 0.00 ± 22% -84.8% 0.00 ± 2% sched_debug.cpu.next_balance.stddev 159307 ± 2% +12.6% 179321 ± 8% sched_debug.cpu.nr_load_updates.avg 166946 ± 3% +12.3% 187514 ± 8% sched_debug.cpu.nr_load_updates.max 0.82 -93.8% 0.05 ± 5% sched_debug.cpu.nr_running.avg 1.72 ± 4% -41.9% 1.00 sched_debug.cpu.nr_running.max 0.39 ± 20% -100.0% 0.00 sched_debug.cpu.nr_running.min 0.15 ± 10% +44.1% 0.22 sched_debug.cpu.nr_running.stddev 23914 ± 3% +485.7% 140058 ± 13% sched_debug.cpu.nr_switches.avg 127000 ± 25% +41.2% 179360 ± 10% sched_debug.cpu.nr_switches.max 7479 ± 3% +991.4% 81627 ± 19% sched_debug.cpu.nr_switches.min 16386 ± 13% +15.9% 18990 sched_debug.cpu.nr_switches.stddev 0.03 ± 38% +2491.5% 0.82 sched_debug.cpu.nr_uninterruptible.avg 13.15 ± 9% +34.7% 17.72 ± 3% sched_debug.cpu.nr_uninterruptible.stddev 217219 ± 2% +9.8% 238597 ± 6% sched_debug.cpu_clk 212462 ± 2% +10.1% 233840 ± 6% sched_debug.ktime 1.26 -100.0% 0.00 sched_debug.rt_rq:/.rt_runtime.stddev 221530 +9.6% 242891 ± 5% sched_debug.sched_clk 91.35 -89.2 2.19 ± 4% perf-profile.calltrace.cycles-pp.entry_SYSCALL_64_after_hwframe.mmap64 91.34 -89.2 2.19 ± 4% perf-profile.calltrace.cycles-pp.do_syscall_64.entry_SYSCALL_64_after_hwframe.mmap64 91.43 -89.1 2.29 ± 3% perf-profile.calltrace.cycles-pp.mmap64 91.82 -88.9 2.89 ± 36% perf-profile.calltrace.cycles-pp.osq_lock.__rwsem_down_write_failed_common.down_write.vma_link.mmap_region 90.74 -88.7 2.08 ± 4% perf-profile.calltrace.cycles-pp.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe.mmap64 90.77 -88.6 2.14 ± 4% perf-profile.calltrace.cycles-pp.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe.mmap64 92.35 -86.7 5.62 ± 17% perf-profile.calltrace.cycles-pp.__rwsem_down_write_failed_common.down_write.vma_link.mmap_region.do_mmap 92.40 -86.6 5.84 ± 17% perf-profile.calltrace.cycles-pp.down_write.vma_link.mmap_region.do_mmap.vm_mmap_pgoff 92.91 -83.8 9.13 ± 11% perf-profile.calltrace.cycles-pp.vma_link.mmap_region.do_mmap.vm_mmap_pgoff.ksys_mmap_pgoff 93.05 -83.0 10.09 ± 10% perf-profile.calltrace.cycles-pp.mmap_region.do_mmap.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64 93.17 -82.4 10.77 ± 10% perf-profile.calltrace.cycles-pp.do_mmap.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe 0.00 +0.5 0.52 ± 3% perf-profile.calltrace.cycles-pp.schedule.__rwsem_down_write_failed_common.down_write.vma_link.mmap_region 0.00 +0.5 0.55 ± 6% perf-profile.calltrace.cycles-pp.__next_timer_interrupt.get_next_timer_interrupt.tick_nohz_next_event.tick_nohz_get_sleep_length.menu_select 0.00 +0.6 0.56 ± 3% perf-profile.calltrace.cycles-pp.__sched_text_start.schedule_idle.do_idle.cpu_startup_entry.start_secondary 0.00 +0.6 0.58 ± 3% perf-profile.calltrace.cycles-pp.schedule_idle.do_idle.cpu_startup_entry.start_secondary.secondary_startup_64 0.00 +0.6 0.62 ± 4% perf-profile.calltrace.cycles-pp.try_to_wake_up.wake_up_q.rwsem_wake.vma_link.mmap_region 0.00 +0.6 0.62 ± 6% perf-profile.calltrace.cycles-pp.rebalance_domains.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt 0.00 +0.6 0.63 ± 8% perf-profile.calltrace.cycles-pp.swapgs_restore_regs_and_return_to_usermode.do_access 0.00 +0.6 0.65 ± 3% perf-profile.calltrace.cycles-pp.wake_up_q.rwsem_wake.vma_link.mmap_region.do_mmap 0.00 +0.7 0.70 ± 2% perf-profile.calltrace.cycles-pp.sched_ttwu_pending.do_idle.cpu_startup_entry.start_secondary.secondary_startup_64 0.00 +0.8 0.78 ± 6% perf-profile.calltrace.cycles-pp.clockevents_program_event.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state 0.00 +0.8 0.79 ± 12% perf-profile.calltrace.cycles-pp.rwsem_spin_on_owner.__rwsem_down_write_failed_common.down_write.vma_link.mmap_region 0.00 +0.8 0.83 ± 4% perf-profile.calltrace.cycles-pp.tick_irq_enter.irq_enter.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state 0.00 +0.9 0.89 ± 3% perf-profile.calltrace.cycles-pp.vma_interval_tree_insert.vma_link.mmap_region.do_mmap.vm_mmap_pgoff 0.00 +0.9 0.91 ± 5% perf-profile.calltrace.cycles-pp.get_next_timer_interrupt.tick_nohz_next_event.tick_nohz_get_sleep_length.menu_select.do_idle 0.00 +0.9 0.92 ± 3% perf-profile.calltrace.cycles-pp.rwsem_wake.vma_link.mmap_region.do_mmap.vm_mmap_pgoff 0.00 +1.0 0.98 perf-profile.calltrace.cycles-pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues 0.00 +1.0 1.00 ± 4% perf-profile.calltrace.cycles-pp.irq_enter.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state.do_idle 0.51 +1.5 1.98 ± 5% perf-profile.calltrace.cycles-pp.handle_mm_fault.__do_page_fault.do_page_fault.page_fault.do_access 0.00 +1.6 1.61 ± 3% perf-profile.calltrace.cycles-pp.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state 0.00 +1.7 1.65 ± 5% perf-profile.calltrace.cycles-pp.__handle_mm_fault.handle_mm_fault.__do_page_fault.do_page_fault.page_fault 0.00 +1.9 1.87 ± 7% perf-profile.calltrace.cycles-pp.tick_nohz_next_event.tick_nohz_get_sleep_length.menu_select.do_idle.cpu_startup_entry 0.00 +1.9 1.89 ± 2% perf-profile.calltrace.cycles-pp.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt 0.00 +2.1 2.09 perf-profile.calltrace.cycles-pp.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state.do_idle 0.00 +2.1 2.12 ± 2% perf-profile.calltrace.cycles-pp.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt 0.00 +2.2 2.25 ± 6% perf-profile.calltrace.cycles-pp.tick_nohz_get_sleep_length.menu_select.do_idle.cpu_startup_entry.start_secondary 0.77 +2.3 3.12 ± 5% perf-profile.calltrace.cycles-pp.__do_page_fault.do_page_fault.page_fault.do_access 0.00 +2.4 2.39 ± 3% perf-profile.calltrace.cycles-pp.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt 0.83 +2.4 3.27 ± 5% perf-profile.calltrace.cycles-pp.do_page_fault.page_fault.do_access 0.00 +3.8 3.82 ± 3% perf-profile.calltrace.cycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state 3.77 +3.8 7.59 ± 5% perf-profile.calltrace.cycles-pp.do_rw_once 0.00 +4.0 4.01 ± 5% perf-profile.calltrace.cycles-pp.menu_select.do_idle.cpu_startup_entry.start_secondary.secondary_startup_64 1.16 +4.7 5.88 ± 4% perf-profile.calltrace.cycles-pp.page_fault.do_access 0.00 +5.4 5.38 ± 3% perf-profile.calltrace.cycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state.do_idle 2.48 ± 46% +6.4 8.89 ± 11% perf-profile.calltrace.cycles-pp.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe 2.48 ± 46% +6.7 9.16 ± 11% perf-profile.calltrace.cycles-pp.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe 2.50 ± 46% +6.8 9.34 ± 10% perf-profile.calltrace.cycles-pp.do_syscall_64.entry_SYSCALL_64_after_hwframe 2.50 ± 46% +6.9 9.35 ± 10% perf-profile.calltrace.cycles-pp.entry_SYSCALL_64_after_hwframe 3.09 +7.1 10.16 ± 4% perf-profile.calltrace.cycles-pp.do_access 0.00 +8.9 8.93 perf-profile.calltrace.cycles-pp.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state.do_idle.cpu_startup_entry 0.00 +10.4 10.41 perf-profile.calltrace.cycles-pp.apic_timer_interrupt.cpuidle_enter_state.do_idle.cpu_startup_entry.start_secondary 0.29 ±141% +53.1 53.36 ± 3% perf-profile.calltrace.cycles-pp.intel_idle.cpuidle_enter_state.do_idle.cpu_startup_entry.start_secondary 0.30 ±141% +63.6 63.91 ± 3% perf-profile.calltrace.cycles-pp.cpuidle_enter_state.do_idle.cpu_startup_entry.start_secondary.secondary_startup_64 0.30 ±141% +70.8 71.15 ± 2% perf-profile.calltrace.cycles-pp.do_idle.cpu_startup_entry.start_secondary.secondary_startup_64 0.30 ±141% +70.9 71.20 ± 2% perf-profile.calltrace.cycles-pp.cpu_startup_entry.start_secondary.secondary_startup_64 0.30 ±141% +70.9 71.20 ± 2% perf-profile.calltrace.cycles-pp.start_secondary.secondary_startup_64 0.30 ±141% +71.3 71.60 ± 2% perf-profile.calltrace.cycles-pp.secondary_startup_64 91.43 -89.1 2.29 ± 3% perf-profile.children.cycles-pp.mmap64 91.86 -88.8 3.02 ± 29% perf-profile.children.cycles-pp.osq_lock 92.36 -86.7 5.62 ± 17% perf-profile.children.cycles-pp.__rwsem_down_write_failed_common 92.40 -86.6 5.84 ± 16% perf-profile.children.cycles-pp.down_write 92.91 -83.8 9.14 ± 11% perf-profile.children.cycles-pp.vma_link 93.06 -83.0 10.09 ± 10% perf-profile.children.cycles-pp.mmap_region 93.18 -82.4 10.78 ± 10% perf-profile.children.cycles-pp.do_mmap 93.21 -82.3 10.96 ± 10% perf-profile.children.cycles-pp.vm_mmap_pgoff 93.88 -82.2 11.63 ± 8% perf-profile.children.cycles-pp.do_syscall_64 93.88 -82.2 11.64 ± 9% perf-profile.children.cycles-pp.entry_SYSCALL_64_after_hwframe 93.25 -82.0 11.30 ± 9% perf-profile.children.cycles-pp.ksys_mmap_pgoff 0.14 ± 3% -0.1 0.08 ± 10% perf-profile.children.cycles-pp.task_tick_fair 0.00 +0.1 0.05 perf-profile.children.cycles-pp.pick_next_task_idle 0.00 +0.1 0.05 perf-profile.children.cycles-pp.prepend_path 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.read_counters 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.__run_perf_stat 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.process_interval 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.perf_evsel__read_counter 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.trigger_load_balance 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.cpumask_next_and 0.00 +0.1 0.05 ± 8% perf-profile.children.cycles-pp.intel_pmu_disable_all 0.00 +0.1 0.06 ± 8% perf-profile.children.cycles-pp.up_read 0.00 +0.1 0.06 ± 16% perf-profile.children.cycles-pp.ksoftirqd_running 0.00 +0.1 0.06 ± 13% perf-profile.children.cycles-pp.tick_sched_do_timer 0.00 +0.1 0.06 perf-profile.children.cycles-pp.switch_mm 0.00 +0.1 0.06 ± 19% perf-profile.children.cycles-pp.down_read_trylock 0.00 +0.1 0.06 ± 7% perf-profile.children.cycles-pp.__might_sleep 0.00 +0.1 0.06 ± 19% perf-profile.children.cycles-pp.___might_sleep 0.00 +0.1 0.07 ± 7% perf-profile.children.cycles-pp.vfs_read 0.00 +0.1 0.07 ± 7% perf-profile.children.cycles-pp.ksys_read 0.00 +0.1 0.07 ± 7% perf-profile.children.cycles-pp.scheduler_ipi 0.00 +0.1 0.07 ± 11% perf-profile.children.cycles-pp.tick_nohz_idle_exit 0.00 +0.1 0.07 ± 11% perf-profile.children.cycles-pp.hrtimer_forward 0.00 +0.1 0.07 perf-profile.children.cycles-pp.irq_work_needs_cpu 0.00 +0.1 0.07 perf-profile.children.cycles-pp.tick_check_broadcast_expired 0.00 +0.1 0.07 ± 11% perf-profile.children.cycles-pp.__task_rq_lock 0.00 +0.1 0.07 perf-profile.children.cycles-pp.tick_program_event 0.00 +0.1 0.07 ± 28% perf-profile.children.cycles-pp.menu_reflect 0.00 +0.1 0.07 ± 6% perf-profile.children.cycles-pp.cpuidle_not_available 0.00 +0.1 0.08 ± 32% perf-profile.children.cycles-pp.ret_from_fork 0.00 +0.1 0.08 ± 32% perf-profile.children.cycles-pp.kthread 0.00 +0.1 0.08 ± 6% perf-profile.children.cycles-pp.entry_SYSCALL_64 0.00 +0.1 0.08 ± 6% perf-profile.children.cycles-pp.rcu_core 0.00 +0.1 0.08 ± 16% perf-profile.children.cycles-pp.irq_work_tick 0.00 +0.1 0.08 ± 6% perf-profile.children.cycles-pp.__rwsem_mark_wake 0.00 +0.1 0.08 ± 6% perf-profile.children.cycles-pp.reschedule_interrupt 0.00 +0.1 0.08 ± 10% perf-profile.children.cycles-pp.check_preempt_curr 0.00 +0.1 0.08 ± 20% perf-profile.children.cycles-pp.rb_erase 0.00 +0.1 0.08 perf-profile.children.cycles-pp.__switch_to 0.00 +0.1 0.08 ± 28% perf-profile.children.cycles-pp.irq_work_run_list 0.00 +0.1 0.08 ± 11% perf-profile.children.cycles-pp.call_cpuidle 0.00 +0.1 0.08 ± 5% perf-profile.children.cycles-pp.load_new_mm_cr3 0.00 +0.1 0.09 ± 10% perf-profile.children.cycles-pp.osq_unlock 0.00 +0.1 0.09 ± 5% perf-profile.children.cycles-pp.leave_mm 0.00 +0.1 0.09 ± 10% perf-profile.children.cycles-pp.calc_global_load_tick 0.00 +0.1 0.09 ± 5% perf-profile.children.cycles-pp.kmem_cache_alloc_trace 0.00 +0.1 0.10 ± 9% perf-profile.children.cycles-pp.rcu_eqs_exit 0.00 +0.1 0.10 ± 9% perf-profile.children.cycles-pp.rb_insert_color 0.00 +0.1 0.10 ± 16% perf-profile.children.cycles-pp.selinux_mmap_file 0.00 +0.1 0.10 ± 8% perf-profile.children.cycles-pp.update_cfs_group 0.00 +0.1 0.10 ± 8% perf-profile.children.cycles-pp.perf_iterate_sb 0.00 +0.1 0.10 ± 12% perf-profile.children.cycles-pp.rcu_irq_exit 0.00 +0.1 0.10 ± 4% perf-profile.children.cycles-pp.vma_interval_tree_augment_rotate 0.00 +0.1 0.10 ± 4% perf-profile.children.cycles-pp.update_cfs_rq_h_load 0.00 +0.1 0.10 ± 4% perf-profile.children.cycles-pp.interrupt_entry 0.00 +0.1 0.10 ± 19% perf-profile.children.cycles-pp.idle_cpu 0.00 +0.1 0.11 ± 43% perf-profile.children.cycles-pp.poll_idle 0.00 +0.1 0.11 ± 32% perf-profile.children.cycles-pp.new_slab 0.00 +0.1 0.11 ± 7% perf-profile.children.cycles-pp.ttwu_do_wakeup 0.00 +0.1 0.11 ± 7% perf-profile.children.cycles-pp.rcu_eqs_enter 0.00 +0.1 0.11 ± 11% perf-profile.children.cycles-pp.security_mmap_file 0.00 +0.1 0.12 ± 4% perf-profile.children.cycles-pp.set_next_entity 0.00 +0.1 0.12 ± 29% perf-profile.children.cycles-pp.__slab_alloc 0.00 +0.1 0.12 ± 29% perf-profile.children.cycles-pp.___slab_alloc 0.00 +0.1 0.12 ± 11% perf-profile.children.cycles-pp.tick_nohz_tick_stopped 0.00 +0.1 0.12 ± 10% perf-profile.children.cycles-pp.__intel_pmu_enable_all 0.00 +0.1 0.13 ± 12% perf-profile.children.cycles-pp.sync_regs 0.00 +0.1 0.13 ± 21% perf-profile.children.cycles-pp.account_process_tick 0.00 +0.1 0.14 ± 9% perf-profile.children.cycles-pp.tsc_verify_tsc_adjust 0.00 +0.1 0.14 ± 9% perf-profile.children.cycles-pp.rcu_dynticks_eqs_exit 0.00 +0.1 0.14 ± 15% perf-profile.children.cycles-pp.pm_qos_read_value 0.00 +0.1 0.14 ± 5% perf-profile.children.cycles-pp.hrtimer_get_next_event 0.00 +0.1 0.14 ± 5% perf-profile.children.cycles-pp.vmacache_find 0.00 +0.1 0.14 perf-profile.children.cycles-pp.d_path 0.00 +0.1 0.14 ± 8% perf-profile.children.cycles-pp.syscall_return_via_sysret 0.00 +0.1 0.14 ± 8% perf-profile.children.cycles-pp.cpu_load_update_active 0.00 +0.1 0.14 ± 3% perf-profile.children.cycles-pp.rb_next 0.00 +0.1 0.14 ± 3% perf-profile.children.cycles-pp.cpu_load_update 0.00 +0.1 0.15 ± 21% perf-profile.children.cycles-pp.kmem_cache_alloc 0.00 +0.1 0.15 ± 5% perf-profile.children.cycles-pp.__update_load_avg_cfs_rq 0.00 +0.2 0.15 ± 5% perf-profile.children.cycles-pp.arch_cpu_idle_enter 0.00 +0.2 0.15 ± 14% perf-profile.children.cycles-pp.rcu_irq_enter 0.05 +0.2 0.20 ± 2% perf-profile.children.cycles-pp.ktime_get_update_offsets_now 0.00 +0.2 0.15 ± 6% perf-profile.children.cycles-pp.wake_q_add 0.00 +0.2 0.16 ± 10% perf-profile.children.cycles-pp.rcu_idle_exit 0.00 +0.2 0.16 ± 13% perf-profile.children.cycles-pp.pm_qos_request 0.00 +0.2 0.16 ± 8% perf-profile.children.cycles-pp.run_local_timers 0.00 +0.2 0.16 ± 5% perf-profile.children.cycles-pp.tick_check_oneshot_broadcast_this_cpu 0.07 ± 6% +0.2 0.24 ± 3% perf-profile.children.cycles-pp.__vma_link_rb 0.00 +0.2 0.17 ± 18% perf-profile.children.cycles-pp.vm_area_alloc 0.00 +0.2 0.17 ± 10% perf-profile.children.cycles-pp.__hrtimer_get_next_event 0.07 +0.2 0.24 ± 3% perf-profile.children.cycles-pp.do_anonymous_page 0.00 +0.2 0.17 ± 9% perf-profile.children.cycles-pp.__x86_indirect_thunk_rax 0.00 +0.2 0.17 perf-profile.children.cycles-pp.__update_load_avg_se 0.00 +0.2 0.17 ± 8% perf-profile.children.cycles-pp._raw_spin_trylock 0.00 +0.2 0.18 ± 9% perf-profile.children.cycles-pp.update_curr 0.00 +0.2 0.18 ± 7% perf-profile.children.cycles-pp.run_posix_cpu_timers 0.00 +0.2 0.19 ± 11% perf-profile.children.cycles-pp.native_apic_mem_write 0.00 +0.2 0.19 ± 4% perf-profile.children.cycles-pp.vma_compute_subtree_gap 0.00 +0.2 0.19 ± 4% perf-profile.children.cycles-pp.perf_event_task_tick 0.10 ± 4% +0.2 0.31 ± 6% perf-profile.children.cycles-pp.__perf_sw_event 0.00 +0.2 0.22 ± 9% perf-profile.children.cycles-pp.tick_nohz_irq_exit 0.00 +0.2 0.23 ± 9% perf-profile.children.cycles-pp.timekeeping_max_deferment 0.00 +0.2 0.24 perf-profile.children.cycles-pp._raw_spin_unlock_irqrestore 0.00 +0.2 0.24 ± 5% perf-profile.children.cycles-pp.__fget 0.08 +0.2 0.32 ± 4% perf-profile.children.cycles-pp.___perf_sw_event 0.00 +0.2 0.24 ± 6% perf-profile.children.cycles-pp.select_task_rq_fair 0.00 +0.2 0.24 ± 7% perf-profile.children.cycles-pp.switch_mm_irqs_off 0.00 +0.2 0.25 ± 8% perf-profile.children.cycles-pp.timerqueue_del 0.00 +0.2 0.25 ± 6% perf-profile.children.cycles-pp.update_sd_lb_stats 0.00 +0.3 0.25 ± 4% perf-profile.children.cycles-pp.dequeue_entity 0.00 +0.3 0.25 ± 4% perf-profile.children.cycles-pp.nr_iowait_cpu 0.00 +0.3 0.26 ± 3% perf-profile.children.cycles-pp.update_rq_clock 0.00 +0.3 0.26 perf-profile.children.cycles-pp.pick_next_task_fair 0.00 +0.3 0.27 ± 4% perf-profile.children.cycles-pp.run_timer_softirq 0.00 +0.3 0.28 ± 12% perf-profile.children.cycles-pp.__rb_insert_augmented 0.00 +0.3 0.28 ± 6% perf-profile.children.cycles-pp.find_busiest_group 0.00 +0.3 0.28 ± 70% perf-profile.children.cycles-pp.prepare_exit_to_usermode 0.00 +0.3 0.28 ± 7% perf-profile.children.cycles-pp.timerqueue_add 0.00 +0.3 0.28 ± 8% perf-profile.children.cycles-pp.native_sched_clock 0.00 +0.3 0.29 ± 8% perf-profile.children.cycles-pp.sched_clock 0.00 +0.3 0.29 ± 4% perf-profile.children.cycles-pp.dequeue_task_fair 0.00 +0.3 0.29 ± 6% perf-profile.children.cycles-pp.hrtimer_next_event_without 0.00 +0.3 0.30 ± 7% perf-profile.children.cycles-pp.__hrtimer_next_event_base 0.00 +0.3 0.30 ± 4% perf-profile.children.cycles-pp.update_ts_time_stats 0.00 +0.3 0.31 ± 6% perf-profile.children.cycles-pp.enqueue_hrtimer 0.07 +0.3 0.38 ± 8% perf-profile.children.cycles-pp.up_write 0.07 +0.3 0.39 ± 4% perf-profile.children.cycles-pp.find_vma 0.00 +0.4 0.36 ± 11% perf-profile.children.cycles-pp.__remove_hrtimer 0.07 ± 7% +0.4 0.43 ± 2% perf-profile.children.cycles-pp.perf_event_mmap 0.00 +0.4 0.38 perf-profile.children.cycles-pp.lapic_next_deadline 0.00 +0.4 0.39 ± 5% perf-profile.children.cycles-pp.find_next_bit 0.00 +0.4 0.39 ± 6% perf-profile.children.cycles-pp.read_tsc 0.09 ± 5% +0.4 0.48 ± 6% perf-profile.children.cycles-pp.unmapped_area_topdown 0.00 +0.4 0.40 ± 3% perf-profile.children.cycles-pp.start_kernel 0.00 +0.4 0.40 ± 10% perf-profile.children.cycles-pp.cpuidle_governor_latency_req 0.00 +0.4 0.40 ± 3% perf-profile.children.cycles-pp.rcu_sched_clock_irq 0.00 +0.4 0.41 ± 5% perf-profile.children.cycles-pp.sched_clock_cpu 0.00 +0.4 0.41 ± 7% perf-profile.children.cycles-pp.load_balance 0.00 +0.4 0.43 ± 2% perf-profile.children.cycles-pp._raw_spin_lock_irq 0.10 ± 4% +0.4 0.53 ± 6% perf-profile.children.cycles-pp.arch_get_unmapped_area_topdown 0.00 +0.4 0.44 perf-profile.children.cycles-pp.native_queued_spin_lock_slowpath 0.02 ±141% +0.5 0.47 ± 3% perf-profile.children.cycles-pp._raw_spin_lock 0.00 +0.5 0.45 ± 2% perf-profile.children.cycles-pp.native_write_msr 0.00 +0.5 0.47 ± 2% perf-profile.children.cycles-pp.update_load_avg 0.00 +0.5 0.49 perf-profile.children.cycles-pp.enqueue_entity 0.11 ± 4% +0.5 0.59 ± 5% perf-profile.children.cycles-pp.get_unmapped_area 0.05 ± 8% +0.5 0.57 ± 5% perf-profile.children.cycles-pp._raw_spin_lock_irqsave 0.00 +0.5 0.52 ± 6% perf-profile.children.cycles-pp.update_blocked_averages 0.00 +0.5 0.52 ± 5% perf-profile.children.cycles-pp.perf_mux_hrtimer_handler 0.00 +0.5 0.54 ± 5% perf-profile.children.cycles-pp.run_rebalance_domains 0.00 +0.6 0.56 perf-profile.children.cycles-pp.enqueue_task_fair 0.40 +0.6 0.97 ± 11% perf-profile.children.cycles-pp.rwsem_spin_on_owner 0.00 +0.6 0.58 ± 3% perf-profile.children.cycles-pp.schedule_idle 0.00 +0.6 0.58 perf-profile.children.cycles-pp.ttwu_do_activate 0.17 +0.6 0.76 ± 21% perf-profile.children.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.00 +0.6 0.60 ± 6% perf-profile.children.cycles-pp.__next_timer_interrupt 0.00 +0.6 0.63 ± 7% perf-profile.children.cycles-pp.rebalance_domains 0.00 +0.6 0.65 ± 2% perf-profile.children.cycles-pp.schedule 0.09 ± 14% +0.7 0.80 ± 6% perf-profile.children.cycles-pp.clockevents_program_event 0.00 +0.8 0.76 ± 2% perf-profile.children.cycles-pp.sched_ttwu_pending 0.02 ±141% +0.8 0.86 ± 3% perf-profile.children.cycles-pp.try_to_wake_up 0.00 +0.8 0.85 ± 4% perf-profile.children.cycles-pp.tick_irq_enter 0.02 ±141% +0.9 0.89 ± 3% perf-profile.children.cycles-pp.wake_up_q 0.21 ± 2% +0.9 1.11 ± 4% perf-profile.children.cycles-pp.vma_interval_tree_insert 0.00 +0.9 0.91 ± 5% perf-profile.children.cycles-pp.get_next_timer_interrupt 0.18 ± 2% +0.9 1.10 ± 2% perf-profile.children.cycles-pp.scheduler_tick 0.21 +0.9 1.15 ± 4% perf-profile.children.cycles-pp.native_irq_return_iret 0.07 ± 18% +1.0 1.08 ± 9% perf-profile.children.cycles-pp.ktime_get 0.00 +1.0 1.02 ± 4% perf-profile.children.cycles-pp.irq_enter 0.07 ± 6% +1.1 1.13 ± 2% perf-profile.children.cycles-pp.rwsem_wake 0.00 +1.2 1.20 ± 2% perf-profile.children.cycles-pp.__sched_text_start 0.45 ± 2% +1.2 1.69 ± 5% perf-profile.children.cycles-pp.__handle_mm_fault 0.52 +1.5 2.01 ± 5% perf-profile.children.cycles-pp.handle_mm_fault 0.00 +1.6 1.63 ± 3% perf-profile.children.cycles-pp.__softirqentry_text_start 0.24 +1.8 2.05 ± 2% perf-profile.children.cycles-pp.update_process_times 0.00 +1.9 1.91 ± 7% perf-profile.children.cycles-pp.tick_nohz_next_event 0.24 ± 3% +2.0 2.28 ± 3% perf-profile.children.cycles-pp.tick_sched_handle 0.00 +2.1 2.12 perf-profile.children.cycles-pp.irq_exit 0.00 +2.3 2.27 ± 6% perf-profile.children.cycles-pp.tick_nohz_get_sleep_length 0.26 +2.3 2.56 ± 3% perf-profile.children.cycles-pp.tick_sched_timer 0.78 +2.4 3.15 ± 5% perf-profile.children.cycles-pp.__do_page_fault 0.84 +2.5 3.30 ± 5% perf-profile.children.cycles-pp.do_page_fault 1.21 +3.6 4.84 ± 4% perf-profile.children.cycles-pp.page_fault 0.32 +3.7 4.04 ± 4% perf-profile.children.cycles-pp.__hrtimer_run_queues 0.00 +4.1 4.06 ± 5% perf-profile.children.cycles-pp.menu_select 3.25 +4.3 7.57 ± 4% perf-profile.children.cycles-pp.do_rw_once 0.48 ± 2% +5.2 5.64 ± 3% perf-profile.children.cycles-pp.hrtimer_interrupt 3.97 +6.9 10.85 ± 4% perf-profile.children.cycles-pp.do_access 0.52 +8.7 9.23 perf-profile.children.cycles-pp.smp_apic_timer_interrupt 0.57 +9.5 10.09 perf-profile.children.cycles-pp.apic_timer_interrupt 0.58 ± 37% +53.1 53.67 ± 3% perf-profile.children.cycles-pp.intel_idle 0.60 ± 36% +64.4 64.97 ± 3% perf-profile.children.cycles-pp.cpuidle_enter_state 0.61 ± 35% +70.6 71.20 ± 2% perf-profile.children.cycles-pp.start_secondary 0.61 ± 35% +71.0 71.60 ± 2% perf-profile.children.cycles-pp.secondary_startup_64 0.61 ± 35% +71.0 71.60 ± 2% perf-profile.children.cycles-pp.cpu_startup_entry 0.61 ± 35% +71.0 71.62 ± 2% perf-profile.children.cycles-pp.do_idle 91.34 -88.4 2.98 ± 29% perf-profile.self.cycles-pp.osq_lock 0.02 ±141% +0.1 0.07 ± 14% perf-profile.self.cycles-pp.__vma_link_rb 0.00 +0.1 0.05 ± 8% perf-profile.self.cycles-pp.up_read 0.00 +0.1 0.05 ± 8% perf-profile.self.cycles-pp.ksys_mmap_pgoff 0.00 +0.1 0.06 ± 8% perf-profile.self.cycles-pp.update_process_times 0.00 +0.1 0.06 ± 8% perf-profile.self.cycles-pp.enqueue_entity 0.00 +0.1 0.06 ± 8% perf-profile.self.cycles-pp.irq_work_needs_cpu 0.00 +0.1 0.06 ± 16% perf-profile.self.cycles-pp.ksoftirqd_running 0.00 +0.1 0.06 ± 13% perf-profile.self.cycles-pp.__perf_sw_event 0.00 +0.1 0.06 ± 13% perf-profile.self.cycles-pp.rcu_idle_exit 0.00 +0.1 0.06 perf-profile.self.cycles-pp.page_fault 0.00 +0.1 0.06 perf-profile.self.cycles-pp.__might_sleep 0.00 +0.1 0.06 ± 13% perf-profile.self.cycles-pp.___might_sleep 0.00 +0.1 0.06 ± 19% perf-profile.self.cycles-pp.down_read_trylock 0.00 +0.1 0.06 ± 7% perf-profile.self.cycles-pp.irq_exit 0.00 +0.1 0.06 ± 14% perf-profile.self.cycles-pp.check_preempt_curr 0.00 +0.1 0.06 ± 7% perf-profile.self.cycles-pp.rcu_irq_enter 0.00 +0.1 0.07 ± 7% perf-profile.self.cycles-pp.tick_irq_enter 0.00 +0.1 0.07 ± 7% perf-profile.self.cycles-pp.perf_iterate_sb 0.00 +0.1 0.07 ± 7% perf-profile.self.cycles-pp.tick_check_broadcast_expired 0.00 +0.1 0.07 ± 14% perf-profile.self.cycles-pp.perf_event_mmap 0.00 +0.1 0.07 ± 7% perf-profile.self.cycles-pp.tick_program_event 0.00 +0.1 0.07 ± 11% perf-profile.self.cycles-pp.pick_next_task_fair 0.00 +0.1 0.07 ± 11% perf-profile.self.cycles-pp.hrtimer_forward 0.00 +0.1 0.07 perf-profile.self.cycles-pp.rebalance_domains 0.00 +0.1 0.07 perf-profile.self.cycles-pp.cpuidle_not_available 0.00 +0.1 0.07 ± 17% perf-profile.self.cycles-pp.timerqueue_del 0.00 +0.1 0.07 ± 6% perf-profile.self.cycles-pp.enqueue_task_fair 0.00 +0.1 0.07 ± 6% perf-profile.self.cycles-pp.tick_nohz_tick_stopped 0.00 +0.1 0.07 ± 6% perf-profile.self.cycles-pp.entry_SYSCALL_64 0.00 +0.1 0.07 ± 12% perf-profile.self.cycles-pp.irq_work_tick 0.00 +0.1 0.07 ± 6% perf-profile.self.cycles-pp.leave_mm 0.00 +0.1 0.07 ± 12% perf-profile.self.cycles-pp.cpuidle_governor_latency_req 0.00 +0.1 0.08 ± 6% perf-profile.self.cycles-pp.__rwsem_mark_wake 0.00 +0.1 0.08 ± 6% perf-profile.self.cycles-pp.update_ts_time_stats 0.00 +0.1 0.08 ± 22% perf-profile.self.cycles-pp.rb_erase 0.00 +0.1 0.08 ± 10% perf-profile.self.cycles-pp.call_cpuidle 0.00 +0.1 0.08 perf-profile.self.cycles-pp.__switch_to 0.00 +0.1 0.08 ± 5% perf-profile.self.cycles-pp.do_mmap 0.00 +0.1 0.08 ± 11% perf-profile.self.cycles-pp.clockevents_program_event 0.00 +0.1 0.08 ± 11% perf-profile.self.cycles-pp.calc_global_load_tick 0.00 +0.1 0.08 ± 5% perf-profile.self.cycles-pp.load_new_mm_cr3 0.00 +0.1 0.09 ± 10% perf-profile.self.cycles-pp.osq_unlock 0.00 +0.1 0.09 ± 5% perf-profile.self.cycles-pp.lapic_next_deadline 0.00 +0.1 0.09 ± 14% perf-profile.self.cycles-pp.load_balance 0.00 +0.1 0.09 ± 9% perf-profile.self.cycles-pp.tsc_verify_tsc_adjust 0.00 +0.1 0.09 ± 9% perf-profile.self.cycles-pp.tick_sched_timer 0.00 +0.1 0.09 perf-profile.self.cycles-pp.d_path 0.00 +0.1 0.09 ± 5% perf-profile.self.cycles-pp.rb_insert_color 0.00 +0.1 0.10 ± 4% perf-profile.self.cycles-pp.interrupt_entry 0.00 +0.1 0.10 ± 17% perf-profile.self.cycles-pp.idle_cpu 0.00 +0.1 0.10 ± 43% perf-profile.self.cycles-pp.poll_idle 0.00 +0.1 0.10 ± 35% perf-profile.self.cycles-pp.new_slab 0.00 +0.1 0.10 ± 14% perf-profile.self.cycles-pp.rcu_irq_exit 0.00 +0.1 0.10 ± 8% perf-profile.self.cycles-pp.do_anonymous_page 0.00 +0.1 0.10 ± 8% perf-profile.self.cycles-pp.update_cfs_group 0.00 +0.1 0.10 ± 12% perf-profile.self.cycles-pp.__hrtimer_get_next_event 0.00 +0.1 0.10 ± 4% perf-profile.self.cycles-pp.vma_interval_tree_augment_rotate 0.00 +0.1 0.10 ± 4% perf-profile.self.cycles-pp.update_cfs_rq_h_load 0.00 +0.1 0.10 ± 4% perf-profile.self.cycles-pp.sched_clock_cpu 0.00 +0.1 0.11 ± 8% perf-profile.self.cycles-pp.update_curr 0.00 +0.1 0.11 ± 12% perf-profile.self.cycles-pp.get_next_timer_interrupt 0.00 +0.1 0.11 ± 7% perf-profile.self.cycles-pp.rcu_eqs_enter 0.00 +0.1 0.11 ± 8% perf-profile.self.cycles-pp.run_local_timers 0.00 +0.1 0.11 ± 11% perf-profile.self.cycles-pp.__remove_hrtimer 0.00 +0.1 0.12 ± 8% perf-profile.self.cycles-pp.__softirqentry_text_start 0.00 +0.1 0.12 ± 11% perf-profile.self.cycles-pp.select_task_rq_fair 0.00 +0.1 0.12 ± 11% perf-profile.self.cycles-pp.sync_regs 0.00 +0.1 0.12 ± 10% perf-profile.self.cycles-pp.cpu_load_update_active 0.00 +0.1 0.12 ± 26% perf-profile.self.cycles-pp.apic_timer_interrupt 0.00 +0.1 0.13 ± 3% perf-profile.self.cycles-pp.rb_next 0.00 +0.1 0.13 ± 21% perf-profile.self.cycles-pp.account_process_tick 0.00 +0.1 0.14 ± 6% perf-profile.self.cycles-pp.vmacache_find 0.00 +0.1 0.14 ± 3% perf-profile.self.cycles-pp.scheduler_tick 0.00 +0.1 0.14 ± 9% perf-profile.self.cycles-pp.rcu_dynticks_eqs_exit 0.00 +0.1 0.14 ± 15% perf-profile.self.cycles-pp.pm_qos_read_value 0.00 +0.1 0.14 perf-profile.self.cycles-pp.perf_mux_hrtimer_handler 0.00 +0.1 0.14 perf-profile.self.cycles-pp.ktime_get_update_offsets_now 0.00 +0.1 0.14 ± 8% perf-profile.self.cycles-pp.syscall_return_via_sysret 0.00 +0.1 0.14 ± 3% perf-profile.self.cycles-pp.__update_load_avg_cfs_rq 0.00 +0.1 0.14 ± 3% perf-profile.self.cycles-pp.cpu_load_update 0.00 +0.2 0.15 ± 10% perf-profile.self.cycles-pp.__x86_indirect_thunk_rax 0.00 +0.2 0.15 ± 10% perf-profile.self.cycles-pp.pm_qos_request 0.00 +0.2 0.15 ± 6% perf-profile.self.cycles-pp.wake_q_add 0.00 +0.2 0.16 ± 5% perf-profile.self.cycles-pp._raw_spin_lock_irq 0.00 +0.2 0.16 ± 7% perf-profile.self.cycles-pp.switch_mm_irqs_off 0.00 +0.2 0.16 ± 5% perf-profile.self.cycles-pp.tick_check_oneshot_broadcast_this_cpu 0.00 +0.2 0.17 ± 7% perf-profile.self.cycles-pp.__hrtimer_run_queues 0.00 +0.2 0.17 ± 2% perf-profile.self.cycles-pp.update_sd_lb_stats 0.00 +0.2 0.17 perf-profile.self.cycles-pp.__update_load_avg_se 0.00 +0.2 0.17 ± 8% perf-profile.self.cycles-pp._raw_spin_trylock 0.00 +0.2 0.18 ± 7% perf-profile.self.cycles-pp.run_posix_cpu_timers 0.00 +0.2 0.18 ± 11% perf-profile.self.cycles-pp.native_apic_mem_write 0.00 +0.2 0.18 ± 14% perf-profile.self.cycles-pp.smp_apic_timer_interrupt 0.00 +0.2 0.18 ± 9% perf-profile.self.cycles-pp.__sched_text_start 0.00 +0.2 0.18 ± 4% perf-profile.self.cycles-pp.vma_compute_subtree_gap 0.00 +0.2 0.18 perf-profile.self.cycles-pp.try_to_wake_up 0.00 +0.2 0.18 ± 16% perf-profile.self.cycles-pp.hrtimer_interrupt 0.00 +0.2 0.18 ± 6% perf-profile.self.cycles-pp.timerqueue_add 0.00 +0.2 0.19 perf-profile.self.cycles-pp.update_load_avg 0.00 +0.2 0.19 ± 4% perf-profile.self.cycles-pp.perf_event_task_tick 0.07 +0.2 0.27 ± 3% perf-profile.self.cycles-pp.___perf_sw_event 0.00 +0.2 0.21 ± 4% perf-profile.self.cycles-pp.down_write 0.00 +0.2 0.22 ± 9% perf-profile.self.cycles-pp.timekeeping_max_deferment 0.00 +0.2 0.22 ± 2% perf-profile.self.cycles-pp._raw_spin_unlock_irqrestore 0.00 +0.2 0.22 ± 2% perf-profile.self.cycles-pp.update_rq_clock 0.00 +0.2 0.22 ± 5% perf-profile.self.cycles-pp.find_vma 0.00 +0.2 0.22 ± 4% perf-profile.self.cycles-pp.run_timer_softirq 0.06 +0.2 0.28 perf-profile.self.cycles-pp.handle_mm_fault 0.00 +0.2 0.24 ± 5% perf-profile.self.cycles-pp.__fget 0.00 +0.3 0.25 ± 11% perf-profile.self.cycles-pp.__rb_insert_augmented 0.00 +0.3 0.25 ± 4% perf-profile.self.cycles-pp.nr_iowait_cpu 0.00 +0.3 0.26 ± 8% perf-profile.self.cycles-pp.native_sched_clock 0.00 +0.3 0.26 ± 6% perf-profile.self.cycles-pp.__hrtimer_next_event_base 0.00 +0.3 0.27 ± 9% perf-profile.self.cycles-pp.__next_timer_interrupt 0.00 +0.3 0.28 ± 6% perf-profile.self.cycles-pp.update_blocked_averages 0.09 ± 5% +0.3 0.37 ± 5% perf-profile.self.cycles-pp.__do_page_fault 0.00 +0.3 0.28 ± 2% perf-profile.self.cycles-pp.mmap_region 0.07 +0.3 0.38 ± 7% perf-profile.self.cycles-pp.up_write 0.00 +0.3 0.34 ± 5% perf-profile.self.cycles-pp.find_next_bit 0.13 ± 3% +0.3 0.48 ± 9% perf-profile.self.cycles-pp.swapgs_restore_regs_and_return_to_usermode 0.00 +0.4 0.36 ± 7% perf-profile.self.cycles-pp.do_idle 0.00 +0.4 0.36 ± 2% perf-profile.self.cycles-pp.rcu_sched_clock_irq 0.00 +0.4 0.37 ± 6% perf-profile.self.cycles-pp.read_tsc 0.09 ± 5% +0.4 0.48 ± 6% perf-profile.self.cycles-pp.unmapped_area_topdown 0.06 ± 7% +0.4 0.46 ± 3% perf-profile.self.cycles-pp.__rwsem_down_write_failed_common 0.00 +0.4 0.40 ± 5% perf-profile.self.cycles-pp._raw_spin_lock 0.02 ±141% +0.4 0.43 ± 3% perf-profile.self.cycles-pp._raw_spin_lock_irqsave 0.00 +0.4 0.44 perf-profile.self.cycles-pp.native_queued_spin_lock_slowpath 0.00 +0.5 0.45 ± 3% perf-profile.self.cycles-pp.native_write_msr 0.39 +0.6 0.94 ± 10% perf-profile.self.cycles-pp.rwsem_spin_on_owner 0.04 ± 71% +0.7 0.73 ± 9% perf-profile.self.cycles-pp.ktime_get 0.00 +0.7 0.69 ± 10% perf-profile.self.cycles-pp.tick_nohz_next_event 0.21 ± 2% +0.9 1.10 ± 4% perf-profile.self.cycles-pp.vma_interval_tree_insert 0.21 ± 2% +0.9 1.15 ± 4% perf-profile.self.cycles-pp.native_irq_return_iret 0.37 +1.0 1.38 ± 6% perf-profile.self.cycles-pp.__handle_mm_fault 0.00 +1.2 1.17 ± 3% perf-profile.self.cycles-pp.cpuidle_enter_state 0.00 +1.3 1.33 ± 6% perf-profile.self.cycles-pp.menu_select 1.97 +2.2 4.17 ± 5% perf-profile.self.cycles-pp.do_access 2.06 +4.1 6.15 ± 6% perf-profile.self.cycles-pp.do_rw_once 0.58 ± 37% +52.9 53.53 ± 3% perf-profile.self.cycles-pp.intel_idle 8294 ± 3% +202.1% 25060 ± 9% softirqs.CPU0.RCU 9423 ± 21% +456.6% 52453 ± 3% softirqs.CPU0.SCHED 121835 ± 7% +22.3% 149056 ± 3% softirqs.CPU0.TIMER 10002 ± 8% +218.9% 31899 ± 11% softirqs.CPU1.RCU 4444 ± 5% +1001.9% 48977 softirqs.CPU1.SCHED 116482 ± 2% +28.8% 150085 ± 2% softirqs.CPU1.TIMER 8218 ± 3% +223.8% 26614 ± 10% softirqs.CPU10.RCU 4390 ± 18% +1010.0% 48731 ± 2% softirqs.CPU10.SCHED 116884 ± 4% +28.7% 150476 ± 3% softirqs.CPU10.TIMER 8300 ± 9% +242.3% 28413 ± 13% softirqs.CPU100.RCU 5007 ± 29% +874.7% 48809 ± 2% softirqs.CPU100.SCHED 116959 ± 4% +28.3% 150113 ± 3% softirqs.CPU100.TIMER 8553 ± 14% +261.9% 30952 ± 10% softirqs.CPU101.RCU 4535 ± 19% +1001.9% 49974 softirqs.CPU101.SCHED 119087 ± 3% +28.0% 152452 ± 2% softirqs.CPU101.TIMER 8698 ± 11% +273.7% 32505 ± 13% softirqs.CPU102.RCU 5311 ± 7% +818.3% 48772 ± 2% softirqs.CPU102.SCHED 116760 ± 2% +27.8% 149180 ± 3% softirqs.CPU102.TIMER 8379 ± 4% +295.6% 33145 ± 11% softirqs.CPU103.RCU 5043 ± 7% +857.2% 48270 ± 3% softirqs.CPU103.SCHED 117456 ± 2% +27.1% 149330 ± 3% softirqs.CPU103.TIMER 7791 ± 4% +290.0% 30388 ± 8% softirqs.CPU104.RCU 4812 ± 19% +906.7% 48447 ± 3% softirqs.CPU104.SCHED 126919 ± 4% +17.7% 149383 ± 3% softirqs.CPU104.TIMER 8517 ± 14% +218.1% 27098 ± 11% softirqs.CPU105.RCU 4296 ± 18% +1032.3% 48652 ± 2% softirqs.CPU105.SCHED 116720 ± 4% +28.0% 149374 ± 3% softirqs.CPU105.TIMER 8396 ± 5% +230.3% 27734 ± 10% softirqs.CPU106.RCU 4270 ± 19% +1038.6% 48624 ± 2% softirqs.CPU106.SCHED 115906 ± 4% +29.2% 149718 ± 3% softirqs.CPU106.TIMER 7212 ± 9% +309.9% 29567 ± 11% softirqs.CPU107.RCU 4693 ± 15% +927.3% 48212 ± 3% softirqs.CPU107.SCHED 121207 ± 7% +23.1% 149199 ± 3% softirqs.CPU107.TIMER 9452 ± 27% +263.3% 34342 ± 13% softirqs.CPU108.RCU 5110 ± 24% +841.9% 48138 ± 3% softirqs.CPU108.SCHED 118480 ± 4% +26.0% 149229 ± 3% softirqs.CPU108.TIMER 7753 ± 3% +373.1% 36683 ± 12% softirqs.CPU109.RCU 4355 ± 19% +1005.5% 48151 ± 3% softirqs.CPU109.SCHED 114781 ± 3% +30.0% 149236 ± 3% softirqs.CPU109.TIMER 8858 ± 6% +231.5% 29363 ± 14% softirqs.CPU11.RCU 4695 ± 17% +939.4% 48806 ± 2% softirqs.CPU11.SCHED 7426 ± 5% +353.0% 33637 ± 14% softirqs.CPU110.RCU 4420 ± 16% +998.1% 48542 ± 3% softirqs.CPU110.SCHED 119149 ± 6% +25.6% 149594 ± 3% softirqs.CPU110.TIMER 9014 ± 4% +269.2% 33285 ± 15% softirqs.CPU111.RCU 4359 ± 19% +1009.5% 48366 ± 3% softirqs.CPU111.SCHED 115458 ± 4% +31.0% 151254 ± 2% softirqs.CPU111.TIMER 7105 ± 3% +294.0% 27995 ± 15% softirqs.CPU112.RCU 4364 ± 18% +1011.7% 48519 ± 3% softirqs.CPU112.SCHED 118907 ± 7% +25.5% 149269 ± 3% softirqs.CPU112.TIMER 7238 ± 4% +294.2% 28535 ± 13% softirqs.CPU113.RCU 4408 ± 18% +1002.1% 48586 ± 2% softirqs.CPU113.SCHED 115993 ± 4% +28.5% 149079 ± 3% softirqs.CPU113.TIMER 7505 +176.5% 20750 ± 10% softirqs.CPU114.RCU 4487 ± 20% +975.5% 48261 ± 3% softirqs.CPU114.SCHED 113489 ± 5% +31.3% 149013 ± 3% softirqs.CPU114.TIMER 8298 ± 7% +226.3% 27079 ± 12% softirqs.CPU115.RCU 4717 ± 22% +922.3% 48222 ± 3% softirqs.CPU115.SCHED 114901 ± 7% +29.6% 148952 ± 3% softirqs.CPU115.TIMER 8690 ± 11% +189.9% 25193 ± 13% softirqs.CPU116.RCU 6062 ± 52% +696.5% 48286 ± 3% softirqs.CPU116.SCHED 116705 ± 5% +27.6% 148943 ± 3% softirqs.CPU116.TIMER 7344 ± 3% +308.3% 29985 ± 10% softirqs.CPU117.RCU 4906 ± 18% +891.5% 48641 ± 2% softirqs.CPU117.SCHED 119570 ± 3% +25.1% 149546 ± 3% softirqs.CPU117.TIMER 8308 ± 16% +257.9% 29740 ± 10% softirqs.CPU118.RCU 4247 ± 19% +1049.9% 48839 ± 3% softirqs.CPU118.SCHED 114869 ± 2% +29.8% 149092 ± 3% softirqs.CPU118.TIMER 7412 ± 4% +289.7% 28886 ± 13% softirqs.CPU119.RCU 4478 ± 19% +991.0% 48857 ± 2% softirqs.CPU119.SCHED 115546 ± 3% +28.9% 148969 ± 3% softirqs.CPU119.TIMER 8437 ± 5% +270.3% 31244 ± 14% softirqs.CPU12.RCU 4568 ± 17% +965.9% 48690 ± 3% softirqs.CPU12.SCHED 117286 ± 3% +28.2% 150319 ± 3% softirqs.CPU12.TIMER 7142 +246.2% 24724 ± 9% softirqs.CPU120.RCU 5216 ± 15% +831.3% 48584 ± 3% softirqs.CPU120.SCHED 120516 ± 2% +21.8% 146826 ± 3% softirqs.CPU120.TIMER 7344 +233.5% 24491 ± 12% softirqs.CPU121.RCU 5017 ± 16% +866.6% 48499 ± 3% softirqs.CPU121.SCHED 112664 +30.1% 146525 ± 3% softirqs.CPU121.TIMER 7127 ± 3% +248.7% 24849 ± 4% softirqs.CPU122.RCU 5069 ± 20% +855.7% 48446 ± 3% softirqs.CPU122.SCHED 110777 ± 2% +32.4% 146623 ± 3% softirqs.CPU122.TIMER 6913 ± 3% +251.8% 24317 ± 19% softirqs.CPU123.RCU 4821 ± 19% +905.4% 48472 ± 3% softirqs.CPU123.SCHED 113940 ± 3% +28.8% 146721 ± 3% softirqs.CPU123.TIMER 7413 ± 8% +186.1% 21208 ± 7% softirqs.CPU124.RCU 5084 ± 18% +853.0% 48452 ± 3% softirqs.CPU124.SCHED 112292 ± 3% +30.4% 146437 ± 3% softirqs.CPU124.TIMER 7001 +259.4% 25162 ± 11% softirqs.CPU125.RCU 4660 ± 20% +939.7% 48449 ± 3% softirqs.CPU125.SCHED 110974 ± 3% +32.0% 146502 ± 3% softirqs.CPU125.TIMER 7054 ± 3% +258.5% 25292 ± 11% softirqs.CPU126.RCU 4695 ± 20% +952.8% 49428 ± 5% softirqs.CPU126.SCHED 109427 ± 2% +33.9% 146473 ± 3% softirqs.CPU126.TIMER 7519 ± 13% +236.6% 25309 ± 12% softirqs.CPU127.RCU 4686 ± 17% +942.3% 48843 ± 2% softirqs.CPU127.SCHED 110453 ± 3% +32.6% 146466 ± 3% softirqs.CPU127.TIMER 7537 ± 2% +292.9% 29613 ± 10% softirqs.CPU128.RCU 4642 ± 19% +957.6% 49093 ± 2% softirqs.CPU128.SCHED 113447 ± 6% +29.3% 146683 ± 3% softirqs.CPU128.TIMER 7383 +220.5% 23663 ± 8% softirqs.CPU129.RCU 5140 ± 16% +841.7% 48404 ± 3% softirqs.CPU129.SCHED 112064 ± 4% +30.9% 146727 ± 3% softirqs.CPU129.TIMER 8271 +281.4% 31546 ± 10% softirqs.CPU13.RCU 4319 ± 18% +1025.7% 48619 ± 2% softirqs.CPU13.SCHED 115558 ± 3% +30.1% 150313 ± 3% softirqs.CPU13.TIMER 9284 ± 32% +163.8% 24497 ± 5% softirqs.CPU130.RCU 4846 ± 14% +907.1% 48801 ± 2% softirqs.CPU130.SCHED 110693 ± 3% +32.4% 146571 ± 3% softirqs.CPU130.TIMER 8910 ± 12% +172.2% 24258 ± 4% softirqs.CPU131.RCU 4546 ± 17% +960.5% 48215 ± 2% softirqs.CPU131.SCHED 111708 ± 6% +31.2% 146511 ± 3% softirqs.CPU131.TIMER 7775 ± 5% +269.6% 28736 ± 7% softirqs.CPU132.RCU 4850 ± 17% +891.5% 48088 ± 3% softirqs.CPU132.SCHED 110231 ± 2% +33.1% 146704 ± 3% softirqs.CPU132.TIMER 7503 +325.5% 31927 ± 18% softirqs.CPU133.RCU 4691 ± 21% +935.1% 48565 ± 3% softirqs.CPU133.SCHED 113664 ± 6% +29.3% 146928 ± 4% softirqs.CPU133.TIMER 7432 +325.3% 31610 ± 6% softirqs.CPU134.RCU 4683 ± 21% +949.3% 49144 softirqs.CPU134.SCHED 109879 ± 3% +33.7% 146878 ± 3% softirqs.CPU134.TIMER 7969 ± 10% +316.6% 33202 ± 13% softirqs.CPU135.RCU 4701 ± 18% +926.0% 48241 ± 4% softirqs.CPU135.SCHED 111038 ± 3% +32.5% 147096 ± 3% softirqs.CPU135.TIMER 7934 ± 7% +296.9% 31489 ± 13% softirqs.CPU136.RCU 4820 ± 19% +908.3% 48600 ± 3% softirqs.CPU136.SCHED 120001 +22.5% 147012 ± 3% softirqs.CPU136.TIMER 7547 +335.3% 32854 ± 10% softirqs.CPU137.RCU 4924 ± 18% +885.6% 48532 ± 3% softirqs.CPU137.SCHED 112158 ± 2% +30.8% 146735 ± 3% softirqs.CPU137.TIMER 7392 ± 3% +273.7% 27623 ± 14% softirqs.CPU138.RCU 4585 ± 18% +971.8% 49145 ± 6% softirqs.CPU138.SCHED 109277 ± 2% +34.2% 146650 ± 3% softirqs.CPU138.TIMER 7408 +320.6% 31160 ± 14% softirqs.CPU139.RCU 4870 ± 15% +888.2% 48125 ± 2% softirqs.CPU139.SCHED 112914 ± 2% +30.2% 147043 ± 3% softirqs.CPU139.TIMER 8838 ± 10% +251.3% 31050 ± 15% softirqs.CPU14.RCU 4509 ± 16% +985.0% 48926 ± 2% softirqs.CPU14.SCHED 7416 ± 2% +315.5% 30813 ± 15% softirqs.CPU140.RCU 4885 ± 14% +893.7% 48550 ± 2% softirqs.CPU140.SCHED 110820 ± 2% +32.5% 146828 ± 3% softirqs.CPU140.TIMER 7949 ± 2% +342.8% 35200 ± 11% softirqs.CPU141.RCU 5036 ± 18% +854.7% 48087 ± 3% softirqs.CPU141.SCHED 111494 ± 3% +31.8% 146915 ± 3% softirqs.CPU141.TIMER 7608 ± 7% +380.4% 36554 ± 19% softirqs.CPU142.RCU 5057 ± 14% +850.8% 48088 ± 2% softirqs.CPU142.SCHED 109201 ± 2% +34.6% 147026 ± 3% softirqs.CPU142.TIMER 7944 ± 5% +317.4% 33156 ± 9% softirqs.CPU143.RCU 5449 ± 18% +788.9% 48441 ± 2% softirqs.CPU143.SCHED 111781 +32.7% 148369 ± 5% softirqs.CPU143.TIMER 8688 ± 8% +249.4% 30359 ± 16% softirqs.CPU144.RCU 5771 ± 4% +734.9% 48185 ± 3% softirqs.CPU144.SCHED 114805 ± 4% +24.5% 142965 ± 7% softirqs.CPU144.TIMER 7682 ± 3% +296.6% 30464 ± 9% softirqs.CPU145.RCU 5223 ± 24% +823.5% 48238 ± 3% softirqs.CPU145.SCHED 112929 ± 4% +26.5% 142879 ± 7% softirqs.CPU145.TIMER 8453 ± 16% +275.8% 31769 ± 20% softirqs.CPU146.RCU 5384 ± 12% +794.8% 48175 ± 3% softirqs.CPU146.SCHED 112061 ± 4% +27.6% 143032 ± 7% softirqs.CPU146.TIMER 7282 ± 3% +204.5% 22178 softirqs.CPU147.RCU 5751 ± 16% +735.7% 48065 ± 3% softirqs.CPU147.SCHED 113998 ± 5% +25.2% 142718 ± 7% softirqs.CPU147.TIMER 7991 ± 14% +245.6% 27619 ± 9% softirqs.CPU148.RCU 5049 ± 10% +859.5% 48446 ± 3% softirqs.CPU148.SCHED 112513 ± 2% +27.4% 143287 ± 7% softirqs.CPU148.TIMER 7423 ± 4% +283.5% 28468 ± 13% softirqs.CPU149.RCU 4873 ± 13% +890.7% 48278 ± 3% softirqs.CPU149.SCHED 116811 ± 7% +22.6% 143202 ± 7% softirqs.CPU149.TIMER 8935 ± 12% +244.6% 30789 ± 16% softirqs.CPU15.RCU 4493 ± 18% +984.1% 48718 ± 2% softirqs.CPU15.SCHED 116513 ± 4% +29.4% 150736 ± 3% softirqs.CPU15.TIMER 9754 ± 28% +257.3% 34849 ± 22% softirqs.CPU150.RCU 5436 ± 10% +788.9% 48324 ± 3% softirqs.CPU150.SCHED 113317 ± 3% +26.1% 142932 ± 7% softirqs.CPU150.TIMER 10166 ± 24% +223.4% 32880 ± 17% softirqs.CPU151.RCU 5492 ± 13% +778.0% 48223 ± 3% softirqs.CPU151.SCHED 113078 ± 2% +26.4% 142925 ± 7% softirqs.CPU151.TIMER 7737 ± 5% +311.1% 31811 ± 13% softirqs.CPU152.RCU 5535 ± 13% +771.0% 48208 ± 3% softirqs.CPU152.SCHED 123248 ± 3% +16.0% 142932 ± 7% softirqs.CPU152.TIMER 8155 ± 4% +244.0% 28052 ± 9% softirqs.CPU153.RCU 5506 ± 11% +774.7% 48166 ± 2% softirqs.CPU153.SCHED 113467 +26.1% 143042 ± 7% softirqs.CPU153.TIMER 7994 ± 6% +273.8% 29886 ± 13% softirqs.CPU154.RCU 5483 ± 13% +778.3% 48158 ± 2% softirqs.CPU154.SCHED 113395 +25.9% 142768 ± 7% softirqs.CPU154.TIMER 8536 ± 8% +278.0% 32268 ± 21% softirqs.CPU155.RCU 6281 ± 41% +666.3% 48138 ± 2% softirqs.CPU155.SCHED 116548 ± 3% +22.6% 142853 ± 7% softirqs.CPU155.TIMER 10365 ± 22% +226.3% 33826 ± 16% softirqs.CPU156.RCU 5753 ± 9% +740.6% 48360 ± 3% softirqs.CPU156.SCHED 113785 +25.6% 142951 ± 7% softirqs.CPU156.TIMER 7614 ± 3% +345.8% 33942 ± 16% softirqs.CPU157.RCU 5330 ± 17% +804.2% 48195 ± 3% softirqs.CPU157.SCHED 112868 ± 2% +26.6% 142863 ± 7% softirqs.CPU157.TIMER 7423 ± 2% +320.0% 31179 ± 16% softirqs.CPU158.RCU 4845 ± 22% +899.0% 48400 ± 3% softirqs.CPU158.SCHED 110228 ± 3% +29.8% 143088 ± 7% softirqs.CPU158.TIMER 7477 ± 2% +353.1% 33875 ± 19% softirqs.CPU159.RCU 5177 ± 22% +829.5% 48124 ± 3% softirqs.CPU159.SCHED 112199 ± 3% +27.7% 143229 ± 7% softirqs.CPU159.TIMER 8514 ± 8% +232.1% 28271 ± 4% softirqs.CPU16.RCU 4428 ± 16% +999.9% 48708 ± 2% softirqs.CPU16.SCHED 119651 ± 7% +25.7% 150345 ± 3% softirqs.CPU16.TIMER 7324 ± 2% +262.2% 26525 ± 16% softirqs.CPU160.RCU 5263 ± 11% +815.3% 48171 ± 2% softirqs.CPU160.SCHED 114384 ± 5% +25.1% 143081 ± 7% softirqs.CPU160.TIMER 7029 ± 4% +238.6% 23799 ± 14% softirqs.CPU161.RCU 5406 ± 15% +792.5% 48255 ± 2% softirqs.CPU161.SCHED 112734 ± 3% +26.7% 142885 ± 7% softirqs.CPU161.TIMER 6863 +198.5% 20488 ± 23% softirqs.CPU162.RCU 6154 ± 26% +683.2% 48197 ± 2% softirqs.CPU162.SCHED 111608 ± 4% +28.0% 142856 ± 7% softirqs.CPU162.TIMER 7184 ± 5% +230.1% 23714 ± 15% softirqs.CPU163.RCU 5566 ± 25% +765.6% 48183 ± 3% softirqs.CPU163.SCHED 111617 ± 6% +28.4% 143336 ± 7% softirqs.CPU163.TIMER 6919 ± 3% +262.8% 25104 ± 23% softirqs.CPU164.RCU 4938 ± 14% +876.8% 48237 ± 3% softirqs.CPU164.SCHED 110667 ± 2% +29.2% 142929 ± 7% softirqs.CPU164.TIMER 9469 ± 32% +177.4% 26271 ± 18% softirqs.CPU165.RCU 5754 ± 21% +737.8% 48209 ± 3% softirqs.CPU165.SCHED 116835 ± 7% +22.2% 142716 ± 7% softirqs.CPU165.TIMER 7387 +230.3% 24403 ± 17% softirqs.CPU166.RCU 5249 ± 24% +823.5% 48479 ± 3% softirqs.CPU166.SCHED 111923 ± 3% +28.4% 143677 ± 7% softirqs.CPU166.TIMER 7347 ± 3% +209.9% 22769 ± 19% softirqs.CPU167.RCU 5998 ± 10% +743.8% 50616 ± 4% softirqs.CPU167.SCHED 113369 ± 2% +47.0% 166607 ± 13% softirqs.CPU167.TIMER 6882 ± 4% +309.1% 28155 ± 17% softirqs.CPU168.RCU 4980 ± 26% +870.9% 48356 ± 2% softirqs.CPU168.SCHED 7272 ± 9% +268.1% 26768 ± 4% softirqs.CPU169.RCU 4741 ± 27% +923.5% 48530 ± 2% softirqs.CPU169.SCHED 114848 +20.0% 137815 ± 2% softirqs.CPU169.TIMER 8518 ± 13% +233.0% 28368 ± 11% softirqs.CPU17.RCU 4357 ± 17% +1018.7% 48747 ± 2% softirqs.CPU17.SCHED 116709 ± 4% +28.7% 150247 ± 3% softirqs.CPU17.TIMER 6929 ± 5% +271.9% 25771 ± 21% softirqs.CPU170.RCU 4902 ± 24% +889.9% 48526 ± 3% softirqs.CPU170.SCHED 114066 ± 2% +20.6% 137529 ± 2% softirqs.CPU170.TIMER 6836 ± 9% +244.2% 23531 ± 5% softirqs.CPU171.RCU 5712 ± 40% +747.5% 48409 ± 3% softirqs.CPU171.SCHED 118712 ± 2% +16.5% 138274 ± 2% softirqs.CPU171.TIMER 7251 ± 14% +218.6% 23101 ± 12% softirqs.CPU172.RCU 4928 ± 28% +880.1% 48304 ± 3% softirqs.CPU172.SCHED 116380 ± 2% +18.4% 137767 ± 2% softirqs.CPU172.TIMER 6703 ± 3% +249.9% 23454 ± 12% softirqs.CPU173.RCU 4680 ± 20% +931.7% 48284 ± 3% softirqs.CPU173.SCHED 115375 ± 2% +18.9% 137182 ± 2% softirqs.CPU173.TIMER 7312 ± 10% +254.4% 25915 ± 12% softirqs.CPU174.RCU 5742 ± 21% +742.4% 48372 ± 3% softirqs.CPU174.SCHED 115023 +19.1% 137010 ± 2% softirqs.CPU174.TIMER 7802 ± 14% +219.9% 24963 ± 8% softirqs.CPU175.RCU 5756 ± 34% +739.7% 48339 ± 3% softirqs.CPU175.SCHED 114491 ± 3% +19.9% 137264 softirqs.CPU175.TIMER 7638 ± 4% +261.5% 27611 ± 11% softirqs.CPU176.RCU 5648 ± 30% +756.8% 48391 ± 3% softirqs.CPU176.SCHED 117714 ± 6% +17.4% 138207 softirqs.CPU176.TIMER 7239 ± 7% +267.4% 26593 ± 12% softirqs.CPU177.RCU 4851 ± 21% +897.5% 48387 ± 3% softirqs.CPU177.SCHED 114465 ± 4% +20.9% 138438 ± 2% softirqs.CPU177.TIMER 7388 ± 7% +266.1% 27048 ± 12% softirqs.CPU178.RCU 4612 ± 23% +951.7% 48506 ± 2% softirqs.CPU178.SCHED 113030 ± 4% +21.9% 137749 ± 2% softirqs.CPU178.TIMER 9363 ± 32% +183.7% 26563 ± 8% softirqs.CPU179.RCU 4634 ± 23% +946.8% 48512 ± 3% softirqs.CPU179.SCHED 113723 ± 6% +20.9% 137512 ± 2% softirqs.CPU179.TIMER 7637 ± 2% +180.7% 21438 ± 8% softirqs.CPU18.RCU 4370 ± 17% +1012.5% 48619 ± 2% softirqs.CPU18.SCHED 114134 ± 5% +31.6% 150173 ± 3% softirqs.CPU18.TIMER 7075 ± 6% +278.5% 26782 ± 15% softirqs.CPU180.RCU 5115 ± 31% +850.6% 48631 ± 2% softirqs.CPU180.SCHED 113470 ± 3% +21.5% 137820 ± 2% softirqs.CPU180.TIMER 7969 ± 7% +257.4% 28484 ± 11% softirqs.CPU181.RCU 5038 ± 27% +864.0% 48565 ± 3% softirqs.CPU181.SCHED 117362 ± 8% +17.9% 138399 ± 2% softirqs.CPU181.TIMER 9686 ± 31% +218.1% 30813 ± 7% softirqs.CPU182.RCU 4935 ± 25% +887.9% 48758 ± 2% softirqs.CPU182.SCHED 113111 ± 3% +24.3% 140577 ± 4% softirqs.CPU182.TIMER 8281 ± 13% +286.8% 32031 ± 11% softirqs.CPU183.RCU 5175 ± 25% +837.2% 48504 ± 2% softirqs.CPU183.SCHED 114201 ± 3% +25.1% 142879 ± 4% softirqs.CPU183.TIMER 7272 ± 8% +329.8% 31256 ± 12% softirqs.CPU184.RCU 4734 ± 27% +929.1% 48717 ± 3% softirqs.CPU184.SCHED 124859 ± 2% +15.0% 143647 ± 5% softirqs.CPU184.TIMER 7852 ± 16% +315.6% 32632 ± 12% softirqs.CPU185.RCU 5276 ± 31% +812.9% 48169 ± 3% softirqs.CPU185.SCHED 115513 ± 2% +21.5% 140306 ± 3% softirqs.CPU185.TIMER 7186 ± 5% +248.6% 25053 ± 8% softirqs.CPU186.RCU 4717 ± 25% +946.7% 49374 ± 5% softirqs.CPU186.SCHED 112750 +15.3% 130003 ± 7% softirqs.CPU186.TIMER 7396 ± 5% +331.7% 31928 ± 19% softirqs.CPU187.RCU 5141 ± 35% +840.2% 48337 ± 3% softirqs.CPU187.SCHED 116429 ± 3% +20.3% 140082 ± 4% softirqs.CPU187.TIMER 7255 ± 6% +337.5% 31743 ± 17% softirqs.CPU188.RCU 4817 ± 25% +909.5% 48627 ± 2% softirqs.CPU188.SCHED 113576 ± 2% +23.6% 140410 ± 3% softirqs.CPU188.TIMER 8051 ± 20% +329.6% 34587 ± 9% softirqs.CPU189.RCU 5067 ± 31% +854.5% 48367 ± 2% softirqs.CPU189.SCHED 118682 ± 7% +19.2% 141509 ± 5% softirqs.CPU189.TIMER 8293 ± 15% +224.3% 26893 ± 10% softirqs.CPU19.RCU 5756 ± 30% +745.9% 48697 ± 2% softirqs.CPU19.SCHED 117564 ± 6% +27.7% 150158 ± 3% softirqs.CPU19.TIMER 7967 ± 12% +282.6% 30479 ± 29% softirqs.CPU190.RCU 5185 ± 31% +850.8% 49304 ± 3% softirqs.CPU190.SCHED 8130 ± 10% +293.4% 31985 ± 5% softirqs.CPU191.RCU 5777 ± 25% +735.5% 48268 ± 3% softirqs.CPU191.SCHED 12457 ± 19% +162.2% 32665 ± 9% softirqs.CPU2.RCU 5769 ± 21% +750.7% 49077 ± 2% softirqs.CPU2.SCHED 122090 ± 6% +23.6% 150886 ± 3% softirqs.CPU2.TIMER 7776 +212.4% 24292 ± 12% softirqs.CPU20.RCU 4513 ± 21% +977.5% 48634 ± 3% softirqs.CPU20.SCHED 116230 ± 4% +29.1% 150103 ± 3% softirqs.CPU20.TIMER 7990 ± 5% +260.5% 28805 ± 14% softirqs.CPU21.RCU 4673 ± 21% +941.2% 48659 ± 2% softirqs.CPU21.SCHED 120108 ± 3% +25.2% 150344 ± 3% softirqs.CPU21.TIMER 7749 ± 2% +256.5% 27630 ± 10% softirqs.CPU22.RCU 4419 ± 17% +998.8% 48560 ± 2% softirqs.CPU22.SCHED 116038 ± 2% +29.4% 150158 ± 3% softirqs.CPU22.TIMER 7699 ± 3% +241.9% 26327 ± 15% softirqs.CPU23.RCU 4382 ± 17% +1014.0% 48824 ± 2% softirqs.CPU23.SCHED 116360 ± 3% +29.1% 150178 ± 3% softirqs.CPU23.TIMER 8535 ± 6% +220.1% 27324 ± 12% softirqs.CPU24.RCU 6228 ± 12% +689.1% 49148 ± 4% softirqs.CPU24.SCHED 122734 ± 4% +23.9% 152028 ± 5% softirqs.CPU24.TIMER 7845 ± 3% +226.6% 25620 ± 9% softirqs.CPU25.RCU 5458 ± 12% +800.7% 49161 ± 2% softirqs.CPU25.SCHED 113484 +30.6% 148219 ± 3% softirqs.CPU25.TIMER 7857 ± 3% +209.3% 24305 ± 8% softirqs.CPU26.RCU 5557 ± 17% +777.3% 48755 ± 2% softirqs.CPU26.SCHED 112105 ± 2% +31.7% 147657 ± 3% softirqs.CPU26.TIMER 7629 +193.1% 22357 ± 4% softirqs.CPU27.RCU 5225 ± 20% +832.8% 48740 ± 3% softirqs.CPU27.SCHED 115606 ± 2% +27.9% 147838 ± 3% softirqs.CPU27.TIMER 7453 +190.9% 21679 ± 5% softirqs.CPU28.RCU 5231 ± 27% +829.9% 48645 ± 2% softirqs.CPU28.SCHED 113111 ± 3% +30.5% 147617 ± 3% softirqs.CPU28.TIMER 8227 ± 13% +204.6% 25061 ± 8% softirqs.CPU29.RCU 4699 ± 18% +936.2% 48692 ± 3% softirqs.CPU29.SCHED 112205 ± 3% +31.6% 147611 ± 3% softirqs.CPU29.TIMER 8454 ± 3% +222.2% 27239 ± 13% softirqs.CPU3.RCU 5200 ± 8% +838.7% 48812 ± 2% softirqs.CPU3.SCHED 118231 ± 6% +27.7% 151030 ± 3% softirqs.CPU3.TIMER 8472 ± 6% +209.7% 26241 ± 5% softirqs.CPU30.RCU 4971 ± 19% +881.8% 48809 ± 3% softirqs.CPU30.SCHED 110839 ± 2% +33.3% 147716 ± 3% softirqs.CPU30.TIMER 7658 +240.2% 26052 ± 9% softirqs.CPU31.RCU 4753 ± 21% +925.0% 48724 ± 2% softirqs.CPU31.SCHED 111366 ± 3% +32.6% 147627 ± 3% softirqs.CPU31.TIMER 8106 ± 3% +273.1% 30243 ± 9% softirqs.CPU32.RCU 4789 ± 21% +919.2% 48811 ± 3% softirqs.CPU32.SCHED 114400 ± 5% +29.3% 147913 ± 3% softirqs.CPU32.TIMER 8347 ± 8% +197.4% 24825 ± 10% softirqs.CPU33.RCU 4801 ± 18% +913.2% 48651 ± 3% softirqs.CPU33.SCHED 112652 ± 4% +31.3% 147895 ± 3% softirqs.CPU33.TIMER 7897 +217.0% 25038 ± 7% softirqs.CPU34.RCU 4723 ± 20% +933.4% 48807 ± 3% softirqs.CPU34.SCHED 111436 ± 4% +32.5% 147687 ± 3% softirqs.CPU34.TIMER 7938 ± 3% +209.3% 24554 ± 8% softirqs.CPU35.RCU 4958 ± 16% +884.4% 48806 ± 2% softirqs.CPU35.SCHED 112994 ± 6% +30.9% 147953 ± 3% softirqs.CPU35.TIMER 9953 ± 29% +184.0% 28261 ± 6% softirqs.CPU36.RCU 4847 ± 16% +906.5% 48788 ± 2% softirqs.CPU36.SCHED 111042 ± 2% +33.3% 147970 ± 3% softirqs.CPU36.TIMER 8763 ± 10% +231.7% 29064 ± 9% softirqs.CPU37.RCU 4815 ± 20% +911.9% 48731 ± 2% softirqs.CPU37.SCHED 114715 ± 6% +28.9% 147851 ± 3% softirqs.CPU37.TIMER 8499 ± 10% +247.7% 29552 ± 10% softirqs.CPU38.RCU 4604 ± 20% +963.8% 48979 ± 3% softirqs.CPU38.SCHED 110837 ± 3% +33.5% 147999 ± 3% softirqs.CPU38.TIMER 8075 ± 3% +288.5% 31370 ± 9% softirqs.CPU39.RCU 4703 ± 18% +936.6% 48752 ± 3% softirqs.CPU39.SCHED 112023 ± 3% +32.3% 148222 ± 3% softirqs.CPU39.TIMER 8340 ± 4% +255.9% 29680 ± 8% softirqs.CPU4.RCU 4421 ± 20% +1018.6% 49455 ± 4% softirqs.CPU4.SCHED 116991 ± 3% +30.1% 152251 ± 4% softirqs.CPU4.TIMER 8904 ± 12% +276.3% 33501 ± 6% softirqs.CPU40.RCU 5110 ± 25% +856.0% 48856 ± 3% softirqs.CPU40.SCHED 121476 +22.0% 148245 ± 3% softirqs.CPU40.TIMER 8535 ± 11% +283.8% 32759 ± 7% softirqs.CPU41.RCU 5112 ± 22% +858.7% 49012 ± 2% softirqs.CPU41.SCHED 112998 ± 2% +31.2% 148284 ± 3% softirqs.CPU41.TIMER 7785 +259.5% 27989 ± 9% softirqs.CPU42.RCU 4777 ± 20% +925.3% 48979 ± 2% softirqs.CPU42.SCHED 110450 ± 2% +33.8% 147773 ± 3% softirqs.CPU42.TIMER 8601 ± 12% +253.0% 30359 ± 11% softirqs.CPU43.RCU 4713 ± 18% +934.8% 48775 ± 3% softirqs.CPU43.SCHED 113750 ± 2% +30.2% 148147 ± 3% softirqs.CPU43.TIMER 8557 ± 11% +248.0% 29777 ± 14% softirqs.CPU44.RCU 4718 ± 19% +931.1% 48655 ± 2% softirqs.CPU44.SCHED 111695 ± 3% +32.5% 147947 ± 3% softirqs.CPU44.TIMER 8036 ± 3% +305.0% 32549 ± 9% softirqs.CPU45.RCU 5037 ± 27% +868.5% 48787 ± 2% softirqs.CPU45.SCHED 112442 ± 3% +31.7% 148036 ± 3% softirqs.CPU45.TIMER 8837 ± 16% +254.6% 31334 ± 8% softirqs.CPU46.RCU 4713 ± 16% +933.2% 48696 ± 2% softirqs.CPU46.SCHED 110046 ± 2% +34.6% 148115 ± 3% softirqs.CPU46.TIMER 9020 ± 10% +274.1% 33742 ± 17% softirqs.CPU47.RCU 4849 ± 16% +905.6% 48769 ± 2% softirqs.CPU47.SCHED 111069 ± 3% +33.2% 147945 ± 3% softirqs.CPU47.TIMER 8587 ± 2% +281.8% 32790 ± 12% softirqs.CPU48.RCU 5845 ± 18% +724.8% 48214 ± 3% softirqs.CPU48.SCHED 115457 ± 5% +25.8% 145285 ± 5% softirqs.CPU48.TIMER 8842 ± 7% +263.2% 32113 ± 13% softirqs.CPU49.RCU 5633 ± 9% +760.6% 48481 ± 3% softirqs.CPU49.SCHED 114513 ± 3% +25.8% 144010 ± 7% softirqs.CPU49.TIMER 8496 +259.4% 30532 ± 10% softirqs.CPU5.RCU 4399 ± 22% +1010.2% 48843 ± 2% softirqs.CPU5.SCHED 119650 ± 3% +26.0% 150750 ± 3% softirqs.CPU5.TIMER 8790 ± 5% +246.9% 30492 ± 13% softirqs.CPU50.RCU 5649 ± 13% +757.6% 48449 ± 3% softirqs.CPU50.SCHED 113264 ± 4% +27.1% 144010 ± 7% softirqs.CPU50.TIMER 7773 ± 2% +204.7% 23684 ± 7% softirqs.CPU51.RCU 5285 ± 9% +818.2% 48524 ± 3% softirqs.CPU51.SCHED 114335 ± 5% +26.3% 144418 ± 7% softirqs.CPU51.TIMER 8135 ± 2% +261.5% 29407 ± 12% softirqs.CPU52.RCU 5840 ± 12% +732.2% 48607 ± 3% softirqs.CPU52.SCHED 114739 ± 2% +25.7% 144234 ± 7% softirqs.CPU52.TIMER 8400 ± 3% +248.9% 29311 ± 12% softirqs.CPU53.RCU 5956 ± 15% +711.1% 48314 ± 3% softirqs.CPU53.SCHED 117922 ± 7% +22.3% 144195 ± 7% softirqs.CPU53.TIMER 9034 ± 5% +264.7% 32945 ± 15% softirqs.CPU54.RCU 5766 ± 7% +738.9% 48377 ± 3% softirqs.CPU54.SCHED 114476 ± 3% +25.7% 143926 ± 7% softirqs.CPU54.TIMER 8630 ± 6% +270.5% 31977 ± 12% softirqs.CPU55.RCU 6089 ± 9% +694.4% 48373 ± 3% softirqs.CPU55.SCHED 114893 ± 2% +25.3% 143934 ± 7% softirqs.CPU55.TIMER 8490 ± 2% +308.2% 34662 ± 20% softirqs.CPU56.RCU 5440 ± 12% +788.7% 48347 ± 3% softirqs.CPU56.SCHED 123916 ± 3% +16.2% 143951 ± 7% softirqs.CPU56.TIMER 8248 ± 2% +227.7% 27029 ± 11% softirqs.CPU57.RCU 5545 ± 6% +773.5% 48443 ± 3% softirqs.CPU57.SCHED 114305 +26.0% 144046 ± 7% softirqs.CPU57.TIMER 10012 ± 18% +208.5% 30889 ± 14% softirqs.CPU58.RCU 7700 ± 15% +529.2% 48447 ± 3% softirqs.CPU58.SCHED 116577 +23.4% 143806 ± 7% softirqs.CPU58.TIMER 9061 ± 14% +239.2% 30741 ± 13% softirqs.CPU59.RCU 5836 ± 9% +729.5% 48409 ± 3% softirqs.CPU59.SCHED 117066 ± 3% +22.9% 143886 ± 7% softirqs.CPU59.TIMER 9288 ± 6% +276.5% 34968 ± 18% softirqs.CPU6.RCU 5917 ± 27% +725.8% 48867 ± 2% softirqs.CPU6.SCHED 118857 ± 4% +26.7% 150578 ± 3% softirqs.CPU6.TIMER 8562 ± 4% +262.2% 31010 ± 16% softirqs.CPU60.RCU 5669 ± 9% +753.5% 48386 ± 3% softirqs.CPU60.SCHED 114534 ± 2% +25.7% 143946 ± 7% softirqs.CPU60.TIMER 10364 ± 25% +213.2% 32457 ± 13% softirqs.CPU61.RCU 5474 ± 12% +785.2% 48459 ± 3% softirqs.CPU61.SCHED 114014 ± 2% +26.2% 143924 ± 7% softirqs.CPU61.TIMER 8886 ± 12% +270.6% 32929 ± 20% softirqs.CPU62.RCU 5813 ± 19% +734.1% 48491 ± 3% softirqs.CPU62.SCHED 112192 ± 3% +28.5% 144151 ± 7% softirqs.CPU62.TIMER 9061 ± 15% +243.1% 31091 ± 10% softirqs.CPU63.RCU 5386 ± 12% +799.8% 48465 ± 3% softirqs.CPU63.SCHED 113477 ± 2% +27.2% 144372 ± 7% softirqs.CPU63.TIMER 7875 ± 3% +274.4% 29487 ± 20% softirqs.CPU64.RCU 5497 ± 14% +784.5% 48626 ± 3% softirqs.CPU64.SCHED 115731 ± 5% +24.9% 144492 ± 8% softirqs.CPU64.TIMER 7571 ± 2% +244.7% 26096 ± 14% softirqs.CPU65.RCU 5287 ± 16% +822.8% 48789 ± 3% softirqs.CPU65.SCHED 113622 ± 3% +27.3% 144637 ± 8% softirqs.CPU65.TIMER 7699 ± 7% +191.8% 22468 ± 16% softirqs.CPU66.RCU 5245 ± 17% +822.7% 48400 ± 3% softirqs.CPU66.SCHED 111307 ± 4% +29.3% 143876 ± 7% softirqs.CPU66.TIMER 8634 ± 19% +222.0% 27805 ± 20% softirqs.CPU67.RCU 5450 ± 9% +789.7% 48496 ± 3% softirqs.CPU67.SCHED 113545 ± 6% +27.2% 144438 ± 7% softirqs.CPU67.TIMER 7607 ± 3% +220.5% 24382 ± 17% softirqs.CPU68.RCU 5689 ± 10% +751.4% 48436 ± 3% softirqs.CPU68.SCHED 112455 ± 2% +28.2% 144177 ± 7% softirqs.CPU68.TIMER 10390 ± 22% +161.5% 27172 ± 18% softirqs.CPU69.RCU 5380 ± 14% +801.0% 48472 ± 3% softirqs.CPU69.SCHED 117338 ± 7% +23.0% 144373 ± 7% softirqs.CPU69.TIMER 9265 ± 14% +227.8% 30371 ± 6% softirqs.CPU7.RCU 4348 ± 18% +1019.5% 48681 ± 3% softirqs.CPU7.SCHED 116997 ± 3% +28.5% 150366 ± 3% softirqs.CPU7.TIMER 7810 +252.7% 27550 ± 16% softirqs.CPU70.RCU 5883 ± 18% +727.9% 48708 ± 2% softirqs.CPU70.SCHED 113532 ± 3% +27.8% 145056 ± 7% softirqs.CPU70.TIMER 7357 +255.6% 26158 ± 23% softirqs.CPU71.RCU 5495 ± 10% +805.9% 49780 ± 2% softirqs.CPU71.SCHED 7568 +234.4% 25308 ± 6% softirqs.CPU72.RCU 5251 ± 26% +819.6% 48289 ± 2% softirqs.CPU72.SCHED 7701 ± 9% +217.9% 24483 ± 6% softirqs.CPU73.RCU 5471 ± 33% +790.3% 48706 ± 2% softirqs.CPU73.SCHED 116614 ± 2% +19.1% 138905 ± 2% softirqs.CPU73.TIMER 7164 +226.8% 23414 ± 9% softirqs.CPU74.RCU 4937 ± 30% +881.9% 48479 ± 3% softirqs.CPU74.SCHED 114790 ± 2% +20.6% 138414 ± 2% softirqs.CPU74.TIMER 7505 ± 4% +200.2% 22533 ± 4% softirqs.CPU75.RCU 5227 ± 29% +830.2% 48625 ± 3% softirqs.CPU75.SCHED 119181 ± 2% +17.3% 139849 softirqs.CPU75.TIMER 8043 ± 10% +181.7% 22660 ± 8% softirqs.CPU76.RCU 6006 ± 33% +705.9% 48403 ± 3% softirqs.CPU76.SCHED 118838 ± 2% +16.8% 138841 ± 2% softirqs.CPU76.TIMER 7382 +213.7% 23161 ± 11% softirqs.CPU77.RCU 5241 ± 34% +824.3% 48446 ± 2% softirqs.CPU77.SCHED 115996 ± 3% +19.9% 139058 ± 2% softirqs.CPU77.TIMER 7497 ± 5% +224.3% 24311 ± 9% softirqs.CPU78.RCU 5130 ± 29% +843.2% 48390 ± 3% softirqs.CPU78.SCHED 115552 ± 2% +19.6% 138172 ± 2% softirqs.CPU78.TIMER 8224 ± 13% +190.6% 23903 ± 8% softirqs.CPU79.RCU 6568 ± 24% +638.8% 48524 ± 3% softirqs.CPU79.SCHED 116694 ± 3% +18.6% 138454 softirqs.CPU79.TIMER 9440 ± 13% +222.8% 30473 ± 10% softirqs.CPU8.RCU 4499 ± 17% +978.3% 48517 ± 3% softirqs.CPU8.SCHED 127537 ± 4% +18.1% 150617 ± 3% softirqs.CPU8.TIMER 8514 ± 14% +232.9% 28341 ± 8% softirqs.CPU80.RCU 4987 ± 27% +874.9% 48619 ± 3% softirqs.CPU80.SCHED 117648 ± 5% +18.4% 139331 ± 2% softirqs.CPU80.TIMER 7760 ± 7% +261.1% 28025 ± 25% softirqs.CPU81.RCU 5303 ± 36% +824.2% 49017 ± 2% softirqs.CPU81.SCHED 115608 ± 4% +20.6% 139464 ± 2% softirqs.CPU81.TIMER 8213 ± 8% +216.4% 25990 ± 10% softirqs.CPU82.RCU 4916 ± 20% +888.8% 48616 ± 3% softirqs.CPU82.SCHED 114388 ± 4% +21.5% 138953 ± 2% softirqs.CPU82.TIMER 7855 ± 9% +231.2% 26015 ± 10% softirqs.CPU83.RCU 4928 ± 26% +882.8% 48441 ± 3% softirqs.CPU83.SCHED 115967 ± 6% +19.5% 138526 ± 2% softirqs.CPU83.TIMER 7602 ± 7% +243.8% 26139 ± 15% softirqs.CPU84.RCU 5005 ± 29% +868.2% 48459 ± 3% softirqs.CPU84.SCHED 114093 ± 3% +21.5% 138641 ± 2% softirqs.CPU84.TIMER 8666 ± 4% +231.7% 28747 ± 6% softirqs.CPU85.RCU 5445 ± 34% +794.5% 48705 ± 3% softirqs.CPU85.SCHED 118889 ± 7% +17.5% 139639 ± 2% softirqs.CPU85.TIMER 8191 ± 9% +257.0% 29242 ± 14% softirqs.CPU86.RCU 5463 ± 28% +788.2% 48523 ± 2% softirqs.CPU86.SCHED 114483 ± 3% +23.7% 141627 ± 4% softirqs.CPU86.TIMER 8565 ± 13% +267.5% 31477 ± 14% softirqs.CPU87.RCU 5120 ± 31% +850.9% 48686 ± 3% softirqs.CPU87.SCHED 115813 ± 3% +24.5% 144179 ± 5% softirqs.CPU87.TIMER 8229 ± 9% +309.1% 33664 ± 13% softirqs.CPU88.RCU 4954 ± 34% +884.6% 48779 ± 3% softirqs.CPU88.SCHED 126351 ± 2% +14.6% 144809 ± 6% softirqs.CPU88.TIMER 8746 ± 15% +266.9% 32090 ± 11% softirqs.CPU89.RCU 4996 ± 25% +870.8% 48510 ± 3% softirqs.CPU89.SCHED 116473 +20.7% 140634 ± 3% softirqs.CPU89.TIMER 8654 ± 3% +198.5% 25836 ± 8% softirqs.CPU9.RCU 4961 ± 23% +884.6% 48851 ± 3% softirqs.CPU9.SCHED 118596 ± 4% +26.9% 150466 ± 3% softirqs.CPU9.TIMER 8042 ± 8% +250.5% 28188 ± 8% softirqs.CPU90.RCU 4874 ± 24% +943.1% 50843 ± 9% softirqs.CPU90.SCHED 113975 ± 2% +42.2% 162078 ± 21% softirqs.CPU90.TIMER 8067 ± 5% +279.1% 30586 ± 14% softirqs.CPU91.RCU 4816 ± 26% +906.6% 48477 ± 3% softirqs.CPU91.SCHED 117357 ± 3% +20.4% 141288 ± 4% softirqs.CPU91.TIMER 8308 ± 8% +277.3% 31344 ± 20% softirqs.CPU92.RCU 5061 ± 37% +857.4% 48459 ± 2% softirqs.CPU92.SCHED 114749 ± 3% +23.2% 141421 ± 4% softirqs.CPU92.TIMER 7574 ± 6% +320.3% 31835 ± 12% softirqs.CPU93.RCU 4939 ± 31% +885.3% 48665 ± 3% softirqs.CPU93.SCHED 115341 ± 3% +24.3% 143322 ± 5% softirqs.CPU93.TIMER 8162 ± 7% +246.8% 28304 ± 15% softirqs.CPU94.RCU 5580 ± 35% +803.9% 50443 ± 5% softirqs.CPU94.SCHED 113683 ± 3% +44.4% 164136 ± 15% softirqs.CPU94.TIMER 7811 ± 17% +296.3% 30953 ± 12% softirqs.CPU95.RCU 5675 ± 36% +753.1% 48411 ± 3% softirqs.CPU95.SCHED 117129 ± 4% +20.2% 140811 ± 2% softirqs.CPU95.TIMER 8330 ± 8% +278.5% 31530 ± 6% softirqs.CPU96.RCU 5590 ± 23% +763.4% 48268 ± 2% softirqs.CPU96.SCHED 120276 ± 7% +24.3% 149515 ± 3% softirqs.CPU96.TIMER 8564 ± 12% +304.8% 34666 ± 24% softirqs.CPU97.RCU 4665 ± 17% +940.2% 48534 ± 3% softirqs.CPU97.SCHED 116820 ± 3% +30.7% 152641 ± 6% softirqs.CPU97.TIMER 7810 ± 5% +299.7% 31217 ± 14% softirqs.CPU98.RCU 4609 ± 23% +940.7% 47970 ± 2% softirqs.CPU98.SCHED 115185 ± 5% +28.2% 147682 ± 3% softirqs.CPU98.TIMER 10099 ± 25% +162.6% 26525 ± 10% softirqs.CPU99.RCU 4895 ± 19% +890.9% 48508 ± 2% softirqs.CPU99.SCHED 116792 ± 6% +28.1% 149556 ± 3% softirqs.CPU99.TIMER 1558965 ± 2% +252.5% 5495679 ± 11% softirqs.RCU 983493 ± 18% +849.1% 9334427 ± 3% softirqs.SCHED 22213581 ± 2% +25.7% 27918197 ± 3% softirqs.TIMER 191.33 +11.0% 212.33 ± 6% interrupts.113:PCI-MSI.1574915-edge.eth1-TxRx-3 201.67 ± 10% +518.5% 1247 ± 59% interrupts.117:PCI-MSI.1574919-edge.eth1-TxRx-7 793811 +8.9% 864335 ± 8% interrupts.CAL:Function_call_interrupts 7259 -84.3% 1139 ± 3% interrupts.CPU0.NMI:Non-maskable_interrupts 7259 -84.3% 1139 ± 3% interrupts.CPU0.PMI:Performance_monitoring_interrupts 2668 ± 22% +381.4% 12847 ± 6% interrupts.CPU0.RES:Rescheduling_interrupts 7302 -84.2% 1152 interrupts.CPU1.NMI:Non-maskable_interrupts 7302 -84.2% 1152 interrupts.CPU1.PMI:Performance_monitoring_interrupts 1939 ± 23% +641.0% 14373 ± 6% interrupts.CPU1.RES:Rescheduling_interrupts 7198 -83.1% 1216 interrupts.CPU10.NMI:Non-maskable_interrupts 7198 -83.1% 1216 interrupts.CPU10.PMI:Performance_monitoring_interrupts 1405 ± 27% +831.0% 13084 ± 12% interrupts.CPU10.RES:Rescheduling_interrupts 7286 -87.5% 914.00 ± 29% interrupts.CPU100.NMI:Non-maskable_interrupts 7286 -87.5% 914.00 ± 29% interrupts.CPU100.PMI:Performance_monitoring_interrupts 1897 ± 30% +616.7% 13599 ± 2% interrupts.CPU100.RES:Rescheduling_interrupts 7318 -87.3% 929.33 ± 25% interrupts.CPU101.NMI:Non-maskable_interrupts 7318 -87.3% 929.33 ± 25% interrupts.CPU101.PMI:Performance_monitoring_interrupts 1400 ± 38% +912.1% 14175 ± 13% interrupts.CPU101.RES:Rescheduling_interrupts 7204 ± 2% -86.7% 958.33 ± 28% interrupts.CPU102.NMI:Non-maskable_interrupts 7204 ± 2% -86.7% 958.33 ± 28% interrupts.CPU102.PMI:Performance_monitoring_interrupts 1406 ± 54% +1058.8% 16300 ± 11% interrupts.CPU102.RES:Rescheduling_interrupts 7190 -90.3% 698.00 ± 24% interrupts.CPU103.NMI:Non-maskable_interrupts 7190 -90.3% 698.00 ± 24% interrupts.CPU103.PMI:Performance_monitoring_interrupts 969.33 ± 43% +1298.9% 13560 ± 18% interrupts.CPU103.RES:Rescheduling_interrupts 7312 -87.9% 888.00 ± 26% interrupts.CPU104.NMI:Non-maskable_interrupts 7312 -87.9% 888.00 ± 26% interrupts.CPU104.PMI:Performance_monitoring_interrupts 797.67 ± 42% +1760.3% 14838 ± 14% interrupts.CPU104.RES:Rescheduling_interrupts 6064 ± 29% -84.3% 950.33 ± 25% interrupts.CPU105.NMI:Non-maskable_interrupts 6064 ± 29% -84.3% 950.33 ± 25% interrupts.CPU105.PMI:Performance_monitoring_interrupts 1189 ± 57% +1043.8% 13599 ± 16% interrupts.CPU105.RES:Rescheduling_interrupts 6075 ± 28% -84.0% 974.67 ± 26% interrupts.CPU106.NMI:Non-maskable_interrupts 6075 ± 28% -84.0% 974.67 ± 26% interrupts.CPU106.PMI:Performance_monitoring_interrupts 857.67 ± 23% +1388.8% 12769 ± 21% interrupts.CPU106.RES:Rescheduling_interrupts 6075 ± 28% -82.0% 1092 ± 3% interrupts.CPU107.NMI:Non-maskable_interrupts 6075 ± 28% -82.0% 1092 ± 3% interrupts.CPU107.PMI:Performance_monitoring_interrupts 1137 ± 29% +1055.0% 13132 ± 17% interrupts.CPU107.RES:Rescheduling_interrupts 6095 ± 27% -82.7% 1054 ± 5% interrupts.CPU108.NMI:Non-maskable_interrupts 6095 ± 27% -82.7% 1054 ± 5% interrupts.CPU108.PMI:Performance_monitoring_interrupts 1051 ± 76% +1106.2% 12680 ± 16% interrupts.CPU108.RES:Rescheduling_interrupts 6134 ± 27% -83.3% 1024 ± 11% interrupts.CPU109.NMI:Non-maskable_interrupts 6134 ± 27% -83.3% 1024 ± 11% interrupts.CPU109.PMI:Performance_monitoring_interrupts 636.67 ± 28% +1759.8% 11841 ± 11% interrupts.CPU109.RES:Rescheduling_interrupts 7174 ± 2% -85.2% 1060 ± 4% interrupts.CPU11.NMI:Non-maskable_interrupts 7174 ± 2% -85.2% 1060 ± 4% interrupts.CPU11.PMI:Performance_monitoring_interrupts 1504 ± 29% +856.7% 14392 ± 4% interrupts.CPU11.RES:Rescheduling_interrupts 6077 ± 27% -81.4% 1129 ± 5% interrupts.CPU110.NMI:Non-maskable_interrupts 6077 ± 27% -81.4% 1129 ± 5% interrupts.CPU110.PMI:Performance_monitoring_interrupts 1025 ± 38% +1039.5% 11680 ± 11% interrupts.CPU110.RES:Rescheduling_interrupts 6061 ± 28% -81.7% 1107 ± 7% interrupts.CPU111.NMI:Non-maskable_interrupts 6061 ± 28% -81.7% 1107 ± 7% interrupts.CPU111.PMI:Performance_monitoring_interrupts 1484 ± 74% +755.1% 12692 ± 12% interrupts.CPU111.RES:Rescheduling_interrupts 7271 -84.8% 1102 interrupts.CPU112.NMI:Non-maskable_interrupts 7271 -84.8% 1102 interrupts.CPU112.PMI:Performance_monitoring_interrupts 828.00 ± 33% +1478.5% 13070 ± 19% interrupts.CPU112.RES:Rescheduling_interrupts 7305 -84.1% 1164 ± 5% interrupts.CPU113.NMI:Non-maskable_interrupts 7305 -84.1% 1164 ± 5% interrupts.CPU113.PMI:Performance_monitoring_interrupts 865.67 ± 36% +1551.3% 14294 ± 18% interrupts.CPU113.RES:Rescheduling_interrupts 7329 -85.4% 1070 ± 6% interrupts.CPU114.NMI:Non-maskable_interrupts 7329 -85.4% 1070 ± 6% interrupts.CPU114.PMI:Performance_monitoring_interrupts 1089 ± 70% +1241.8% 14612 ± 11% interrupts.CPU114.RES:Rescheduling_interrupts 7320 -84.7% 1123 ± 6% interrupts.CPU115.NMI:Non-maskable_interrupts 7320 -84.7% 1123 ± 6% interrupts.CPU115.PMI:Performance_monitoring_interrupts 1119 ± 64% +1164.0% 14153 ± 6% interrupts.CPU115.RES:Rescheduling_interrupts 7287 -85.8% 1035 ± 11% interrupts.CPU116.NMI:Non-maskable_interrupts 7287 -85.8% 1035 ± 11% interrupts.CPU116.PMI:Performance_monitoring_interrupts 3227 ± 90% +330.6% 13896 ± 3% interrupts.CPU116.RES:Rescheduling_interrupts 7280 -84.9% 1100 ± 12% interrupts.CPU117.NMI:Non-maskable_interrupts 7280 -84.9% 1100 ± 12% interrupts.CPU117.PMI:Performance_monitoring_interrupts 1370 ± 52% +789.8% 12190 ± 8% interrupts.CPU117.RES:Rescheduling_interrupts 7315 -84.4% 1137 ± 6% interrupts.CPU118.NMI:Non-maskable_interrupts 7315 -84.4% 1137 ± 6% interrupts.CPU118.PMI:Performance_monitoring_interrupts 1062 ± 30% +1305.1% 14931 ± 13% interrupts.CPU118.RES:Rescheduling_interrupts 7242 -83.7% 1183 ± 2% interrupts.CPU119.NMI:Non-maskable_interrupts 7242 -83.7% 1183 ± 2% interrupts.CPU119.PMI:Performance_monitoring_interrupts 1468 ± 53% +1044.7% 16811 ± 11% interrupts.CPU119.RES:Rescheduling_interrupts 7255 -85.3% 1065 ± 3% interrupts.CPU12.NMI:Non-maskable_interrupts 7255 -85.3% 1065 ± 3% interrupts.CPU12.PMI:Performance_monitoring_interrupts 1509 ± 48% +832.5% 14078 ± 3% interrupts.CPU12.RES:Rescheduling_interrupts 7264 -83.7% 1182 ± 3% interrupts.CPU120.NMI:Non-maskable_interrupts 7264 -83.7% 1182 ± 3% interrupts.CPU120.PMI:Performance_monitoring_interrupts 1448 ± 30% +1019.4% 16209 ± 2% interrupts.CPU120.RES:Rescheduling_interrupts 7289 -83.9% 1171 ± 3% interrupts.CPU121.NMI:Non-maskable_interrupts 7289 -83.9% 1171 ± 3% interrupts.CPU121.PMI:Performance_monitoring_interrupts 1163 ± 17% +1188.8% 14993 ± 9% interrupts.CPU121.RES:Rescheduling_interrupts 7257 -84.1% 1154 ± 5% interrupts.CPU122.NMI:Non-maskable_interrupts 7257 -84.1% 1154 ± 5% interrupts.CPU122.PMI:Performance_monitoring_interrupts 1154 ± 49% +1297.7% 16129 ± 8% interrupts.CPU122.RES:Rescheduling_interrupts 7305 -84.4% 1141 ± 2% interrupts.CPU123.NMI:Non-maskable_interrupts 7305 -84.4% 1141 ± 2% interrupts.CPU123.PMI:Performance_monitoring_interrupts 872.67 ± 47% +1771.2% 16329 ± 8% interrupts.CPU123.RES:Rescheduling_interrupts 7258 -84.4% 1134 ± 7% interrupts.CPU124.NMI:Non-maskable_interrupts 7258 -84.4% 1134 ± 7% interrupts.CPU124.PMI:Performance_monitoring_interrupts 946.00 ± 2% +1623.3% 16302 ± 3% interrupts.CPU124.RES:Rescheduling_interrupts 7305 -83.9% 1175 ± 6% interrupts.CPU125.NMI:Non-maskable_interrupts 7305 -83.9% 1175 ± 6% interrupts.CPU125.PMI:Performance_monitoring_interrupts 849.00 ± 9% +1765.7% 15839 ± 5% interrupts.CPU125.RES:Rescheduling_interrupts 7292 -83.8% 1179 ± 5% interrupts.CPU126.NMI:Non-maskable_interrupts 7292 -83.8% 1179 ± 5% interrupts.CPU126.PMI:Performance_monitoring_interrupts 773.67 ± 31% +2167.4% 17542 ± 14% interrupts.CPU126.RES:Rescheduling_interrupts 7283 -83.8% 1177 ± 2% interrupts.CPU127.NMI:Non-maskable_interrupts 7283 -83.8% 1177 ± 2% interrupts.CPU127.PMI:Performance_monitoring_interrupts 852.33 ± 57% +1900.9% 17054 ± 4% interrupts.CPU127.RES:Rescheduling_interrupts 7329 -84.4% 1145 ± 2% interrupts.CPU128.NMI:Non-maskable_interrupts 7329 -84.4% 1145 ± 2% interrupts.CPU128.PMI:Performance_monitoring_interrupts 550.67 ± 30% +2955.1% 16823 ± 5% interrupts.CPU128.RES:Rescheduling_interrupts 7268 -83.7% 1183 ± 2% interrupts.CPU129.NMI:Non-maskable_interrupts 7268 -83.7% 1183 ± 2% interrupts.CPU129.PMI:Performance_monitoring_interrupts 1093 ± 34% +1493.0% 17412 ± 4% interrupts.CPU129.RES:Rescheduling_interrupts 7274 -86.0% 1021 ± 8% interrupts.CPU13.NMI:Non-maskable_interrupts 7274 -86.0% 1021 ± 8% interrupts.CPU13.PMI:Performance_monitoring_interrupts 1278 ± 26% +955.8% 13496 ± 5% interrupts.CPU13.RES:Rescheduling_interrupts 7269 -83.7% 1187 interrupts.CPU130.NMI:Non-maskable_interrupts 7269 -83.7% 1187 interrupts.CPU130.PMI:Performance_monitoring_interrupts 858.67 ± 27% +1861.3% 16840 ± 3% interrupts.CPU130.RES:Rescheduling_interrupts 7318 -83.8% 1185 ± 3% interrupts.CPU131.NMI:Non-maskable_interrupts 7318 -83.8% 1185 ± 3% interrupts.CPU131.PMI:Performance_monitoring_interrupts 542.67 ± 17% +2739.4% 15408 ± 3% interrupts.CPU131.RES:Rescheduling_interrupts 7250 -83.6% 1187 ± 6% interrupts.CPU132.NMI:Non-maskable_interrupts 7250 -83.6% 1187 ± 6% interrupts.CPU132.PMI:Performance_monitoring_interrupts 742.67 ± 34% +2000.3% 15598 ± 3% interrupts.CPU132.RES:Rescheduling_interrupts 7288 -84.5% 1128 ± 3% interrupts.CPU133.NMI:Non-maskable_interrupts 7288 -84.5% 1128 ± 3% interrupts.CPU133.PMI:Performance_monitoring_interrupts 749.67 ± 33% +2009.8% 15816 ± 4% interrupts.CPU133.RES:Rescheduling_interrupts 7309 -83.3% 1218 ± 4% interrupts.CPU134.NMI:Non-maskable_interrupts 7309 -83.3% 1218 ± 4% interrupts.CPU134.PMI:Performance_monitoring_interrupts 586.67 ± 37% +2688.9% 16361 ± 8% interrupts.CPU134.RES:Rescheduling_interrupts 6087 ± 28% -83.7% 991.33 ± 27% interrupts.CPU135.NMI:Non-maskable_interrupts 6087 ± 28% -83.7% 991.33 ± 27% interrupts.CPU135.PMI:Performance_monitoring_interrupts 608.67 +2544.4% 16095 ± 5% interrupts.CPU135.RES:Rescheduling_interrupts 6039 ± 28% -84.1% 959.67 ± 29% interrupts.CPU136.NMI:Non-maskable_interrupts 6039 ± 28% -84.1% 959.67 ± 29% interrupts.CPU136.PMI:Performance_monitoring_interrupts 771.67 ± 11% +1916.9% 15563 ± 5% interrupts.CPU136.RES:Rescheduling_interrupts 3894 ± 5% +18.7% 4624 ± 9% interrupts.CPU137.CAL:Function_call_interrupts 6103 ± 28% -84.3% 955.67 ± 25% interrupts.CPU137.NMI:Non-maskable_interrupts 6103 ± 28% -84.3% 955.67 ± 25% interrupts.CPU137.PMI:Performance_monitoring_interrupts 631.33 ± 4% +2458.0% 16149 ± 6% interrupts.CPU137.RES:Rescheduling_interrupts 6113 ± 28% -84.2% 965.00 ± 27% interrupts.CPU138.NMI:Non-maskable_interrupts 6113 ± 28% -84.2% 965.00 ± 27% interrupts.CPU138.PMI:Performance_monitoring_interrupts 600.67 ± 28% +2928.8% 18193 ± 23% interrupts.CPU138.RES:Rescheduling_interrupts 4882 ± 35% -80.9% 930.33 ± 27% interrupts.CPU139.NMI:Non-maskable_interrupts 4882 ± 35% -80.9% 930.33 ± 27% interrupts.CPU139.PMI:Performance_monitoring_interrupts 1290 ± 13% +1071.9% 15121 ± 6% interrupts.CPU139.RES:Rescheduling_interrupts 7293 -84.6% 1121 ± 4% interrupts.CPU14.NMI:Non-maskable_interrupts 7293 -84.6% 1121 ± 4% interrupts.CPU14.PMI:Performance_monitoring_interrupts 1335 ± 36% +1008.7% 14801 ± 9% interrupts.CPU14.RES:Rescheduling_interrupts 4918 ± 35% -79.8% 992.33 ± 32% interrupts.CPU140.NMI:Non-maskable_interrupts 4918 ± 35% -79.8% 992.33 ± 32% interrupts.CPU140.PMI:Performance_monitoring_interrupts 776.33 ± 31% +1971.6% 16082 ± 7% interrupts.CPU140.RES:Rescheduling_interrupts 4895 ± 36% -80.1% 974.67 ± 27% interrupts.CPU141.NMI:Non-maskable_interrupts 4895 ± 36% -80.1% 974.67 ± 27% interrupts.CPU141.PMI:Performance_monitoring_interrupts 709.67 ± 21% +2098.9% 15604 ± 8% interrupts.CPU141.RES:Rescheduling_interrupts 4905 ± 35% -75.9% 1181 ± 2% interrupts.CPU142.NMI:Non-maskable_interrupts 4905 ± 35% -75.9% 1181 ± 2% interrupts.CPU142.PMI:Performance_monitoring_interrupts 750.00 ± 36% +2060.0% 16200 ± 4% interrupts.CPU142.RES:Rescheduling_interrupts 4863 ± 35% -74.6% 1236 ± 3% interrupts.CPU143.NMI:Non-maskable_interrupts 4863 ± 35% -74.6% 1236 ± 3% interrupts.CPU143.PMI:Performance_monitoring_interrupts 946.67 ± 30% +1743.6% 17453 ± 5% interrupts.CPU143.RES:Rescheduling_interrupts 4878 ± 35% -77.3% 1109 ± 10% interrupts.CPU144.NMI:Non-maskable_interrupts 4878 ± 35% -77.3% 1109 ± 10% interrupts.CPU144.PMI:Performance_monitoring_interrupts 2157 ± 27% +625.5% 15651 ± 8% interrupts.CPU144.RES:Rescheduling_interrupts 4881 ± 35% -79.4% 1006 ± 17% interrupts.CPU145.NMI:Non-maskable_interrupts 4881 ± 35% -79.4% 1006 ± 17% interrupts.CPU145.PMI:Performance_monitoring_interrupts 1735 ± 17% +761.5% 14949 ± 15% interrupts.CPU145.RES:Rescheduling_interrupts 4872 ± 35% -79.7% 988.00 ± 22% interrupts.CPU146.NMI:Non-maskable_interrupts 4872 ± 35% -79.7% 988.00 ± 22% interrupts.CPU146.PMI:Performance_monitoring_interrupts 930.67 ± 35% +1528.5% 15155 ± 18% interrupts.CPU146.RES:Rescheduling_interrupts 4888 ± 36% -79.0% 1028 ± 20% interrupts.CPU147.NMI:Non-maskable_interrupts 4888 ± 36% -79.0% 1028 ± 20% interrupts.CPU147.PMI:Performance_monitoring_interrupts 1422 ± 38% +914.8% 14430 ± 20% interrupts.CPU147.RES:Rescheduling_interrupts 6101 ± 28% -83.1% 1030 ± 16% interrupts.CPU148.NMI:Non-maskable_interrupts 6101 ± 28% -83.1% 1030 ± 16% interrupts.CPU148.PMI:Performance_monitoring_interrupts 984.33 ± 33% +1272.2% 13507 ± 24% interrupts.CPU148.RES:Rescheduling_interrupts 5987 ± 31% -81.7% 1098 ± 9% interrupts.CPU149.NMI:Non-maskable_interrupts 5987 ± 31% -81.7% 1098 ± 9% interrupts.CPU149.PMI:Performance_monitoring_interrupts 1035 ± 40% +1275.7% 14243 ± 30% interrupts.CPU149.RES:Rescheduling_interrupts 7257 -87.1% 935.33 ± 33% interrupts.CPU15.NMI:Non-maskable_interrupts 7257 -87.1% 935.33 ± 33% interrupts.CPU15.PMI:Performance_monitoring_interrupts 1431 ± 33% +919.1% 14584 ± 6% interrupts.CPU15.RES:Rescheduling_interrupts 6050 ± 27% -80.1% 1206 ± 3% interrupts.CPU150.NMI:Non-maskable_interrupts 6050 ± 27% -80.1% 1206 ± 3% interrupts.CPU150.PMI:Performance_monitoring_interrupts 812.00 ± 32% +1520.9% 13161 ± 30% interrupts.CPU150.RES:Rescheduling_interrupts 6042 ± 28% -80.7% 1167 interrupts.CPU151.NMI:Non-maskable_interrupts 6042 ± 28% -80.7% 1167 interrupts.CPU151.PMI:Performance_monitoring_interrupts 1328 ± 47% +874.9% 12947 ± 35% interrupts.CPU151.RES:Rescheduling_interrupts 7330 -84.2% 1155 ± 4% interrupts.CPU152.NMI:Non-maskable_interrupts 7330 -84.2% 1155 ± 4% interrupts.CPU152.PMI:Performance_monitoring_interrupts 1014 ± 21% +1275.5% 13952 ± 28% interrupts.CPU152.RES:Rescheduling_interrupts 6062 ± 27% -81.7% 1108 ± 6% interrupts.CPU153.NMI:Non-maskable_interrupts 6062 ± 27% -81.7% 1108 ± 6% interrupts.CPU153.PMI:Performance_monitoring_interrupts 965.33 ± 25% +1333.0% 13833 ± 30% interrupts.CPU153.RES:Rescheduling_interrupts 6063 ± 28% -81.8% 1105 interrupts.CPU154.NMI:Non-maskable_interrupts 6063 ± 28% -81.8% 1105 interrupts.CPU154.PMI:Performance_monitoring_interrupts 1278 ± 26% +974.4% 13731 ± 22% interrupts.CPU154.RES:Rescheduling_interrupts 7280 -83.2% 1224 ± 2% interrupts.CPU155.NMI:Non-maskable_interrupts 7280 -83.2% 1224 ± 2% interrupts.CPU155.PMI:Performance_monitoring_interrupts 1301 ± 30% +943.9% 13581 ± 25% interrupts.CPU155.RES:Rescheduling_interrupts 6059 ± 27% -81.7% 1108 ± 5% interrupts.CPU156.NMI:Non-maskable_interrupts 6059 ± 27% -81.7% 1108 ± 5% interrupts.CPU156.PMI:Performance_monitoring_interrupts 1372 ± 24% +923.5% 14042 ± 24% interrupts.CPU156.RES:Rescheduling_interrupts 6101 ± 28% -81.3% 1143 ± 8% interrupts.CPU157.NMI:Non-maskable_interrupts 6101 ± 28% -81.3% 1143 ± 8% interrupts.CPU157.PMI:Performance_monitoring_interrupts 1124 ± 45% +1226.7% 14916 ± 10% interrupts.CPU157.RES:Rescheduling_interrupts 7288 -84.8% 1111 ± 5% interrupts.CPU158.NMI:Non-maskable_interrupts 7288 -84.8% 1111 ± 5% interrupts.CPU158.PMI:Performance_monitoring_interrupts 918.67 ± 20% +1509.9% 14789 ± 8% interrupts.CPU158.RES:Rescheduling_interrupts 6088 ± 28% -81.7% 1117 ± 7% interrupts.CPU159.NMI:Non-maskable_interrupts 6088 ± 28% -81.7% 1117 ± 7% interrupts.CPU159.PMI:Performance_monitoring_interrupts 981.67 ± 16% +1440.3% 15120 ± 10% interrupts.CPU159.RES:Rescheduling_interrupts 7259 -87.3% 922.00 ± 28% interrupts.CPU16.NMI:Non-maskable_interrupts 7259 -87.3% 922.00 ± 28% interrupts.CPU16.PMI:Performance_monitoring_interrupts 1683 ± 58% +800.4% 15160 ± 3% interrupts.CPU16.RES:Rescheduling_interrupts 6079 ± 28% -82.2% 1080 ± 11% interrupts.CPU160.NMI:Non-maskable_interrupts 6079 ± 28% -82.2% 1080 ± 11% interrupts.CPU160.PMI:Performance_monitoring_interrupts 1193 ± 60% +1098.5% 14298 ± 9% interrupts.CPU160.RES:Rescheduling_interrupts 6073 ± 28% -80.9% 1158 ± 3% interrupts.CPU161.NMI:Non-maskable_interrupts 6073 ± 28% -80.9% 1158 ± 3% interrupts.CPU161.PMI:Performance_monitoring_interrupts 1026 ± 39% +1264.0% 14004 ± 21% interrupts.CPU161.RES:Rescheduling_interrupts 5959 ± 30% -80.3% 1172 ± 4% interrupts.CPU162.NMI:Non-maskable_interrupts 5959 ± 30% -80.3% 1172 ± 4% interrupts.CPU162.PMI:Performance_monitoring_interrupts 1376 ± 81% +924.5% 14097 ± 15% interrupts.CPU162.RES:Rescheduling_interrupts 6051 ± 28% -80.2% 1197 ± 2% interrupts.CPU163.NMI:Non-maskable_interrupts 6051 ± 28% -80.2% 1197 ± 2% interrupts.CPU163.PMI:Performance_monitoring_interrupts 1536 ± 66% +806.6% 13931 ± 21% interrupts.CPU163.RES:Rescheduling_interrupts 6111 ± 27% -81.6% 1124 ± 5% interrupts.CPU164.NMI:Non-maskable_interrupts 6111 ± 27% -81.6% 1124 ± 5% interrupts.CPU164.PMI:Performance_monitoring_interrupts 1145 ± 20% +1160.7% 14438 ± 18% interrupts.CPU164.RES:Rescheduling_interrupts 6082 ± 28% -81.5% 1126 ± 13% interrupts.CPU165.NMI:Non-maskable_interrupts 6082 ± 28% -81.5% 1126 ± 13% interrupts.CPU165.PMI:Performance_monitoring_interrupts 1122 ± 11% +1264.0% 15309 ± 5% interrupts.CPU165.RES:Rescheduling_interrupts 7291 -85.4% 1061 ± 14% interrupts.CPU166.NMI:Non-maskable_interrupts 7291 -85.4% 1061 ± 14% interrupts.CPU166.PMI:Performance_monitoring_interrupts 1129 ± 33% +1256.9% 15328 ± 6% interrupts.CPU166.RES:Rescheduling_interrupts 7277 -85.2% 1073 ± 12% interrupts.CPU167.NMI:Non-maskable_interrupts 7277 -85.2% 1073 ± 12% interrupts.CPU167.PMI:Performance_monitoring_interrupts 932.67 ± 11% +1693.7% 16729 interrupts.CPU167.RES:Rescheduling_interrupts 7276 -84.8% 1109 ± 6% interrupts.CPU168.NMI:Non-maskable_interrupts 7276 -84.8% 1109 ± 6% interrupts.CPU168.PMI:Performance_monitoring_interrupts 1854 ± 45% +469.8% 10565 ± 13% interrupts.CPU168.RES:Rescheduling_interrupts 6089 ± 28% -83.5% 1007 ± 14% interrupts.CPU169.NMI:Non-maskable_interrupts 6089 ± 28% -83.5% 1007 ± 14% interrupts.CPU169.PMI:Performance_monitoring_interrupts 1246 ± 8% +792.3% 11124 ± 13% interrupts.CPU169.RES:Rescheduling_interrupts 7303 -86.6% 978.00 ± 36% interrupts.CPU17.NMI:Non-maskable_interrupts 7303 -86.6% 978.00 ± 36% interrupts.CPU17.PMI:Performance_monitoring_interrupts 1365 ± 43% +975.6% 14689 ± 2% interrupts.CPU17.RES:Rescheduling_interrupts 6072 ± 28% -83.4% 1008 ± 9% interrupts.CPU170.NMI:Non-maskable_interrupts 6072 ± 28% -83.4% 1008 ± 9% interrupts.CPU170.PMI:Performance_monitoring_interrupts 2102 ± 31% +411.8% 10757 ± 16% interrupts.CPU170.RES:Rescheduling_interrupts 6117 ± 28% -82.9% 1048 ± 7% interrupts.CPU171.NMI:Non-maskable_interrupts 6117 ± 28% -82.9% 1048 ± 7% interrupts.CPU171.PMI:Performance_monitoring_interrupts 2034 ± 82% +508.9% 12387 ± 17% interrupts.CPU171.RES:Rescheduling_interrupts 6075 ± 28% -82.2% 1083 ± 9% interrupts.CPU172.NMI:Non-maskable_interrupts 6075 ± 28% -82.2% 1083 ± 9% interrupts.CPU172.PMI:Performance_monitoring_interrupts 831.67 ± 19% +1419.1% 12634 ± 22% interrupts.CPU172.RES:Rescheduling_interrupts 7309 -83.9% 1179 ± 7% interrupts.CPU173.NMI:Non-maskable_interrupts 7309 -83.9% 1179 ± 7% interrupts.CPU173.PMI:Performance_monitoring_interrupts 781.67 ± 8% +1592.2% 13227 ± 16% interrupts.CPU173.RES:Rescheduling_interrupts 6099 ± 28% -83.6% 999.67 ± 7% interrupts.CPU174.NMI:Non-maskable_interrupts 6099 ± 28% -83.6% 999.67 ± 7% interrupts.CPU174.PMI:Performance_monitoring_interrupts 1308 ± 23% +878.9% 12803 ± 13% interrupts.CPU174.RES:Rescheduling_interrupts 6018 ± 27% -82.5% 1054 ± 10% interrupts.CPU175.NMI:Non-maskable_interrupts 6018 ± 27% -82.5% 1054 ± 10% interrupts.CPU175.PMI:Performance_monitoring_interrupts 1505 ± 37% +743.1% 12693 ± 20% interrupts.CPU175.RES:Rescheduling_interrupts 6091 ± 28% -85.5% 880.33 ± 27% interrupts.CPU176.NMI:Non-maskable_interrupts 6091 ± 28% -85.5% 880.33 ± 27% interrupts.CPU176.PMI:Performance_monitoring_interrupts 1395 ± 36% +765.7% 12079 ± 15% interrupts.CPU176.RES:Rescheduling_interrupts 6094 ± 28% -81.8% 1107 ± 7% interrupts.CPU177.NMI:Non-maskable_interrupts 6094 ± 28% -81.8% 1107 ± 7% interrupts.CPU177.PMI:Performance_monitoring_interrupts 908.67 ± 8% +1359.1% 13258 ± 2% interrupts.CPU177.RES:Rescheduling_interrupts 6094 ± 28% -84.5% 942.67 ± 26% interrupts.CPU178.NMI:Non-maskable_interrupts 6094 ± 28% -84.5% 942.67 ± 26% interrupts.CPU178.PMI:Performance_monitoring_interrupts 906.00 ± 14% +1329.9% 12955 ± 3% interrupts.CPU178.RES:Rescheduling_interrupts 6062 ± 28% -84.8% 922.67 ± 27% interrupts.CPU179.NMI:Non-maskable_interrupts 6062 ± 28% -84.8% 922.67 ± 27% interrupts.CPU179.PMI:Performance_monitoring_interrupts 1080 ± 17% +1102.4% 12989 ± 22% interrupts.CPU179.RES:Rescheduling_interrupts 6052 ± 28% -85.1% 899.00 ± 31% interrupts.CPU18.NMI:Non-maskable_interrupts 6052 ± 28% -85.1% 899.00 ± 31% interrupts.CPU18.PMI:Performance_monitoring_interrupts 1014 ± 42% +1345.5% 14657 ± 7% interrupts.CPU18.RES:Rescheduling_interrupts 6080 ± 28% -84.7% 931.00 ± 26% interrupts.CPU180.NMI:Non-maskable_interrupts 6080 ± 28% -84.7% 931.00 ± 26% interrupts.CPU180.PMI:Performance_monitoring_interrupts 1127 ± 37% +1029.1% 12729 ± 20% interrupts.CPU180.RES:Rescheduling_interrupts 7272 ± 2% -87.1% 937.67 ± 29% interrupts.CPU181.NMI:Non-maskable_interrupts 7272 ± 2% -87.1% 937.67 ± 29% interrupts.CPU181.PMI:Performance_monitoring_interrupts 1275 ± 43% +997.4% 13991 ± 7% interrupts.CPU181.RES:Rescheduling_interrupts 7327 -88.5% 845.00 ± 23% interrupts.CPU182.NMI:Non-maskable_interrupts 7327 -88.5% 845.00 ± 23% interrupts.CPU182.PMI:Performance_monitoring_interrupts 1254 ± 35% +1010.8% 13929 ± 9% interrupts.CPU182.RES:Rescheduling_interrupts 7291 -88.7% 820.33 ± 29% interrupts.CPU183.NMI:Non-maskable_interrupts 7291 -88.7% 820.33 ± 29% interrupts.CPU183.PMI:Performance_monitoring_interrupts 1051 ± 31% +1328.7% 15015 interrupts.CPU183.RES:Rescheduling_interrupts 6074 ± 28% -83.7% 992.00 ± 13% interrupts.CPU184.NMI:Non-maskable_interrupts 6074 ± 28% -83.7% 992.00 ± 13% interrupts.CPU184.PMI:Performance_monitoring_interrupts 1005 ± 60% +1199.3% 13062 ± 9% interrupts.CPU184.RES:Rescheduling_interrupts 6004 ± 27% -84.4% 936.33 ± 8% interrupts.CPU185.NMI:Non-maskable_interrupts 6004 ± 27% -84.4% 936.33 ± 8% interrupts.CPU185.PMI:Performance_monitoring_interrupts 1107 ± 43% +1051.6% 12747 ± 3% interrupts.CPU185.RES:Rescheduling_interrupts 6046 ± 28% -83.2% 1015 ± 6% interrupts.CPU186.NMI:Non-maskable_interrupts 6046 ± 28% -83.2% 1015 ± 6% interrupts.CPU186.PMI:Performance_monitoring_interrupts 868.00 ± 32% +1444.5% 13406 ± 12% interrupts.CPU186.RES:Rescheduling_interrupts 6108 ± 27% -81.2% 1150 interrupts.CPU187.NMI:Non-maskable_interrupts 6108 ± 27% -81.2% 1150 interrupts.CPU187.PMI:Performance_monitoring_interrupts 1337 ± 71% +872.9% 13014 ± 7% interrupts.CPU187.RES:Rescheduling_interrupts 6082 ± 27% -81.3% 1134 ± 6% interrupts.CPU188.NMI:Non-maskable_interrupts 6082 ± 27% -81.3% 1134 ± 6% interrupts.CPU188.PMI:Performance_monitoring_interrupts 935.33 ± 37% +1449.4% 14491 ± 5% interrupts.CPU188.RES:Rescheduling_interrupts 6073 ± 28% -82.4% 1067 ± 10% interrupts.CPU189.NMI:Non-maskable_interrupts 6073 ± 28% -82.4% 1067 ± 10% interrupts.CPU189.PMI:Performance_monitoring_interrupts 1099 ± 37% +946.5% 11500 ± 3% interrupts.CPU189.RES:Rescheduling_interrupts 6133 ± 27% -84.9% 928.67 ± 27% interrupts.CPU19.NMI:Non-maskable_interrupts 6133 ± 27% -84.9% 928.67 ± 27% interrupts.CPU19.PMI:Performance_monitoring_interrupts 1779 ± 57% +735.5% 14868 interrupts.CPU19.RES:Rescheduling_interrupts 6101 ± 28% -83.2% 1024 ± 10% interrupts.CPU190.NMI:Non-maskable_interrupts 6101 ± 28% -83.2% 1024 ± 10% interrupts.CPU190.PMI:Performance_monitoring_interrupts 969.67 ± 35% +1256.4% 13152 ± 8% interrupts.CPU190.RES:Rescheduling_interrupts 7289 -86.1% 1013 ± 14% interrupts.CPU191.NMI:Non-maskable_interrupts 7289 -86.1% 1013 ± 14% interrupts.CPU191.PMI:Performance_monitoring_interrupts 1422 ± 43% +826.9% 13187 ± 18% interrupts.CPU191.RES:Rescheduling_interrupts 7287 -83.3% 1213 ± 3% interrupts.CPU2.NMI:Non-maskable_interrupts 7287 -83.3% 1213 ± 3% interrupts.CPU2.PMI:Performance_monitoring_interrupts 3183 ± 17% +358.7% 14602 ± 12% interrupts.CPU2.RES:Rescheduling_interrupts 7298 -88.1% 869.00 ± 30% interrupts.CPU20.NMI:Non-maskable_interrupts 7298 -88.1% 869.00 ± 30% interrupts.CPU20.PMI:Performance_monitoring_interrupts 2198 ± 60% +542.1% 14118 ± 3% interrupts.CPU20.RES:Rescheduling_interrupts 6108 ± 28% -84.3% 956.00 ± 30% interrupts.CPU21.NMI:Non-maskable_interrupts 6108 ± 28% -84.3% 956.00 ± 30% interrupts.CPU21.PMI:Performance_monitoring_interrupts 1723 ± 10% +661.1% 13113 ± 8% interrupts.CPU21.RES:Rescheduling_interrupts 6043 ± 27% -81.3% 1130 ± 4% interrupts.CPU22.NMI:Non-maskable_interrupts 6043 ± 27% -81.3% 1130 ± 4% interrupts.CPU22.PMI:Performance_monitoring_interrupts 1400 ± 34% +880.2% 13726 ± 6% interrupts.CPU22.RES:Rescheduling_interrupts 6066 ± 28% -83.6% 993.00 ± 28% interrupts.CPU23.NMI:Non-maskable_interrupts 6066 ± 28% -83.6% 993.00 ± 28% interrupts.CPU23.PMI:Performance_monitoring_interrupts 1147 ± 38% +1142.2% 14256 ± 14% interrupts.CPU23.RES:Rescheduling_interrupts 6086 ± 28% -83.9% 979.00 ± 31% interrupts.CPU24.NMI:Non-maskable_interrupts 6086 ± 28% -83.9% 979.00 ± 31% interrupts.CPU24.PMI:Performance_monitoring_interrupts 2366 ± 22% +631.5% 17306 ± 5% interrupts.CPU24.RES:Rescheduling_interrupts 6019 ± 27% -83.4% 996.67 ± 27% interrupts.CPU25.NMI:Non-maskable_interrupts 6019 ± 27% -83.4% 996.67 ± 27% interrupts.CPU25.PMI:Performance_monitoring_interrupts 1788 ± 7% +857.7% 17126 ± 4% interrupts.CPU25.RES:Rescheduling_interrupts 6093 ± 28% -84.2% 963.33 ± 28% interrupts.CPU26.NMI:Non-maskable_interrupts 6093 ± 28% -84.2% 963.33 ± 28% interrupts.CPU26.PMI:Performance_monitoring_interrupts 1562 ± 23% +938.9% 16234 ± 6% interrupts.CPU26.RES:Rescheduling_interrupts 5952 ± 28% -80.8% 1143 interrupts.CPU27.NMI:Non-maskable_interrupts 5952 ± 28% -80.8% 1143 interrupts.CPU27.PMI:Performance_monitoring_interrupts 951.00 ± 36% +1575.6% 15935 ± 5% interrupts.CPU27.RES:Rescheduling_interrupts 7301 -84.4% 1141 ± 8% interrupts.CPU28.NMI:Non-maskable_interrupts 7301 -84.4% 1141 ± 8% interrupts.CPU28.PMI:Performance_monitoring_interrupts 937.00 ± 22% +1597.5% 15906 ± 6% interrupts.CPU28.RES:Rescheduling_interrupts 7324 -83.8% 1183 ± 4% interrupts.CPU29.NMI:Non-maskable_interrupts 7324 -83.8% 1183 ± 4% interrupts.CPU29.PMI:Performance_monitoring_interrupts 610.00 ± 14% +2541.5% 16113 ± 4% interrupts.CPU29.RES:Rescheduling_interrupts 191.33 +11.0% 212.33 ± 6% interrupts.CPU3.113:PCI-MSI.1574915-edge.eth1-TxRx-3 7166 -83.6% 1175 ± 4% interrupts.CPU3.NMI:Non-maskable_interrupts 7166 -83.6% 1175 ± 4% interrupts.CPU3.PMI:Performance_monitoring_interrupts 2797 ± 42% +341.4% 12349 ± 13% interrupts.CPU3.RES:Rescheduling_interrupts 7328 -83.9% 1179 ± 3% interrupts.CPU30.NMI:Non-maskable_interrupts 7328 -83.9% 1179 ± 3% interrupts.CPU30.PMI:Performance_monitoring_interrupts 857.67 ± 23% +1876.0% 16947 ± 2% interrupts.CPU30.RES:Rescheduling_interrupts 7266 -83.9% 1172 ± 3% interrupts.CPU31.NMI:Non-maskable_interrupts 7266 -83.9% 1172 ± 3% interrupts.CPU31.PMI:Performance_monitoring_interrupts 714.00 ± 24% +2123.1% 15872 ± 5% interrupts.CPU31.RES:Rescheduling_interrupts 7279 -84.0% 1165 interrupts.CPU32.NMI:Non-maskable_interrupts 7279 -84.0% 1165 interrupts.CPU32.PMI:Performance_monitoring_interrupts 951.67 ± 39% +1676.5% 16906 ± 6% interrupts.CPU32.RES:Rescheduling_interrupts 7279 -83.3% 1213 ± 2% interrupts.CPU33.NMI:Non-maskable_interrupts 7279 -83.3% 1213 ± 2% interrupts.CPU33.PMI:Performance_monitoring_interrupts 1076 ± 32% +1431.2% 16486 ± 4% interrupts.CPU33.RES:Rescheduling_interrupts 7331 -84.3% 1152 interrupts.CPU34.NMI:Non-maskable_interrupts 7331 -84.3% 1152 interrupts.CPU34.PMI:Performance_monitoring_interrupts 867.67 ± 12% +1778.1% 16295 ± 3% interrupts.CPU34.RES:Rescheduling_interrupts 7286 -86.2% 1003 ± 27% interrupts.CPU35.NMI:Non-maskable_interrupts 7286 -86.2% 1003 ± 27% interrupts.CPU35.PMI:Performance_monitoring_interrupts 1034 ± 16% +1494.6% 16488 ± 5% interrupts.CPU35.RES:Rescheduling_interrupts 6091 ± 28% -84.6% 935.33 ± 27% interrupts.CPU36.NMI:Non-maskable_interrupts 6091 ± 28% -84.6% 935.33 ± 27% interrupts.CPU36.PMI:Performance_monitoring_interrupts 736.00 ± 12% +2215.1% 17039 ± 5% interrupts.CPU36.RES:Rescheduling_interrupts 6096 ± 28% -84.6% 938.33 ± 23% interrupts.CPU37.NMI:Non-maskable_interrupts 6096 ± 28% -84.6% 938.33 ± 23% interrupts.CPU37.PMI:Performance_monitoring_interrupts 544.00 ± 32% +2868.1% 16146 ± 3% interrupts.CPU37.RES:Rescheduling_interrupts 6099 ± 27% -83.6% 999.33 ± 28% interrupts.CPU38.NMI:Non-maskable_interrupts 6099 ± 27% -83.6% 999.33 ± 28% interrupts.CPU38.PMI:Performance_monitoring_interrupts 504.67 ± 5% +3152.8% 16416 ± 3% interrupts.CPU38.RES:Rescheduling_interrupts 6087 ± 28% -83.9% 978.67 ± 29% interrupts.CPU39.NMI:Non-maskable_interrupts 6087 ± 28% -83.9% 978.67 ± 29% interrupts.CPU39.PMI:Performance_monitoring_interrupts 872.33 ± 14% +1823.0% 16775 ± 6% interrupts.CPU39.RES:Rescheduling_interrupts 7337 -85.1% 1093 ± 3% interrupts.CPU4.NMI:Non-maskable_interrupts 7337 -85.1% 1093 ± 3% interrupts.CPU4.PMI:Performance_monitoring_interrupts 1391 ± 23% +821.2% 12813 ± 18% interrupts.CPU4.RES:Rescheduling_interrupts 6145 ± 28% -84.1% 976.33 ± 26% interrupts.CPU40.NMI:Non-maskable_interrupts 6145 ± 28% -84.1% 976.33 ± 26% interrupts.CPU40.PMI:Performance_monitoring_interrupts 590.33 ± 20% +2758.0% 16872 ± 6% interrupts.CPU40.RES:Rescheduling_interrupts 6050 ± 27% -86.9% 791.33 ± 41% interrupts.CPU41.NMI:Non-maskable_interrupts 6050 ± 27% -86.9% 791.33 ± 41% interrupts.CPU41.PMI:Performance_monitoring_interrupts 1070 ± 29% +1460.1% 16693 ± 3% interrupts.CPU41.RES:Rescheduling_interrupts 6085 ± 28% -87.0% 788.33 ± 41% interrupts.CPU42.NMI:Non-maskable_interrupts 6085 ± 28% -87.0% 788.33 ± 41% interrupts.CPU42.PMI:Performance_monitoring_interrupts 767.33 ± 14% +2130.1% 17112 ± 4% interrupts.CPU42.RES:Rescheduling_interrupts 6087 ± 28% -87.5% 760.00 ± 36% interrupts.CPU43.NMI:Non-maskable_interrupts 6087 ± 28% -87.5% 760.00 ± 36% interrupts.CPU43.PMI:Performance_monitoring_interrupts 949.00 ± 40% +1601.2% 16144 ± 5% interrupts.CPU43.RES:Rescheduling_interrupts 6087 ± 27% -87.2% 780.67 ± 29% interrupts.CPU44.NMI:Non-maskable_interrupts 6087 ± 27% -87.2% 780.67 ± 29% interrupts.CPU44.PMI:Performance_monitoring_interrupts 829.00 ± 9% +1879.8% 16412 ± 4% interrupts.CPU44.RES:Rescheduling_interrupts 6068 ± 28% -83.3% 1011 ± 28% interrupts.CPU45.NMI:Non-maskable_interrupts 6068 ± 28% -83.3% 1011 ± 28% interrupts.CPU45.PMI:Performance_monitoring_interrupts 744.67 ± 17% +2052.0% 16025 interrupts.CPU45.RES:Rescheduling_interrupts 6084 ± 27% -84.0% 971.67 ± 28% interrupts.CPU46.NMI:Non-maskable_interrupts 6084 ± 27% -84.0% 971.67 ± 28% interrupts.CPU46.PMI:Performance_monitoring_interrupts 789.00 ± 29% +2001.5% 16581 ± 3% interrupts.CPU46.RES:Rescheduling_interrupts 7329 -85.9% 1031 ± 32% interrupts.CPU47.NMI:Non-maskable_interrupts 7329 -85.9% 1031 ± 32% interrupts.CPU47.PMI:Performance_monitoring_interrupts 1152 ± 23% +1300.1% 16128 ± 2% interrupts.CPU47.RES:Rescheduling_interrupts 4861 ± 35% -82.0% 873.33 ± 26% interrupts.CPU48.NMI:Non-maskable_interrupts 4861 ± 35% -82.0% 873.33 ± 26% interrupts.CPU48.PMI:Performance_monitoring_interrupts 1966 ± 8% +743.2% 16579 interrupts.CPU48.RES:Rescheduling_interrupts 4800 ± 37% -83.0% 818.33 ± 25% interrupts.CPU49.NMI:Non-maskable_interrupts 4800 ± 37% -83.0% 818.33 ± 25% interrupts.CPU49.PMI:Performance_monitoring_interrupts 2071 ± 16% +663.1% 15805 ± 8% interrupts.CPU49.RES:Rescheduling_interrupts 7268 -84.5% 1127 ± 13% interrupts.CPU5.NMI:Non-maskable_interrupts 7268 -84.5% 1127 ± 13% interrupts.CPU5.PMI:Performance_monitoring_interrupts 1947 ± 28% +611.2% 13852 ± 12% interrupts.CPU5.RES:Rescheduling_interrupts 4906 ± 35% -83.8% 794.33 ± 30% interrupts.CPU50.NMI:Non-maskable_interrupts 4906 ± 35% -83.8% 794.33 ± 30% interrupts.CPU50.PMI:Performance_monitoring_interrupts 1007 ± 29% +1518.4% 16302 ± 8% interrupts.CPU50.RES:Rescheduling_interrupts 4879 ± 34% -83.7% 793.33 ± 23% interrupts.CPU51.NMI:Non-maskable_interrupts 4879 ± 34% -83.7% 793.33 ± 23% interrupts.CPU51.PMI:Performance_monitoring_interrupts 1043 ± 35% +1353.4% 15164 ± 10% interrupts.CPU51.RES:Rescheduling_interrupts 4877 ± 34% -82.9% 835.00 ± 24% interrupts.CPU52.NMI:Non-maskable_interrupts 4877 ± 34% -82.9% 835.00 ± 24% interrupts.CPU52.PMI:Performance_monitoring_interrupts 1197 ± 27% +1185.0% 15389 ± 11% interrupts.CPU52.RES:Rescheduling_interrupts 4846 ± 35% -76.9% 1117 ± 7% interrupts.CPU53.NMI:Non-maskable_interrupts 4846 ± 35% -76.9% 1117 ± 7% interrupts.CPU53.PMI:Performance_monitoring_interrupts 1171 ± 49% +1123.8% 14330 ± 13% interrupts.CPU53.RES:Rescheduling_interrupts 4864 ± 35% -75.5% 1193 interrupts.CPU54.NMI:Non-maskable_interrupts 4864 ± 35% -75.5% 1193 interrupts.CPU54.PMI:Performance_monitoring_interrupts 1096 ± 32% +1246.1% 14753 ± 23% interrupts.CPU54.RES:Rescheduling_interrupts 6080 ± 28% -80.4% 1193 interrupts.CPU55.NMI:Non-maskable_interrupts 6080 ± 28% -80.4% 1193 interrupts.CPU55.PMI:Performance_monitoring_interrupts 1809 ± 80% +680.0% 14113 ± 31% interrupts.CPU55.RES:Rescheduling_interrupts 6081 ± 28% -80.7% 1174 interrupts.CPU56.NMI:Non-maskable_interrupts 6081 ± 28% -80.7% 1174 interrupts.CPU56.PMI:Performance_monitoring_interrupts 819.67 ± 40% +1599.0% 13926 ± 26% interrupts.CPU56.RES:Rescheduling_interrupts 6095 ± 28% -81.1% 1154 ± 8% interrupts.CPU57.NMI:Non-maskable_interrupts 6095 ± 28% -81.1% 1154 ± 8% interrupts.CPU57.PMI:Performance_monitoring_interrupts 1084 ± 65% +1301.4% 15191 ± 13% interrupts.CPU57.RES:Rescheduling_interrupts 6063 ± 28% -81.1% 1146 ± 4% interrupts.CPU58.NMI:Non-maskable_interrupts 6063 ± 28% -81.1% 1146 ± 4% interrupts.CPU58.PMI:Performance_monitoring_interrupts 2905 ± 70% +411.5% 14859 ± 19% interrupts.CPU58.RES:Rescheduling_interrupts 6085 ± 27% -80.8% 1168 interrupts.CPU59.NMI:Non-maskable_interrupts 6085 ± 27% -80.8% 1168 interrupts.CPU59.PMI:Performance_monitoring_interrupts 1656 ± 12% +797.3% 14862 ± 25% interrupts.CPU59.RES:Rescheduling_interrupts 7207 -84.2% 1141 ± 6% interrupts.CPU6.NMI:Non-maskable_interrupts 7207 -84.2% 1141 ± 6% interrupts.CPU6.PMI:Performance_monitoring_interrupts 1571 ± 46% +763.2% 13560 ± 17% interrupts.CPU6.RES:Rescheduling_interrupts 6087 ± 27% -82.0% 1095 ± 9% interrupts.CPU60.NMI:Non-maskable_interrupts 6087 ± 27% -82.0% 1095 ± 9% interrupts.CPU60.PMI:Performance_monitoring_interrupts 1489 ± 55% +858.3% 14275 ± 27% interrupts.CPU60.RES:Rescheduling_interrupts 6096 ± 27% -81.3% 1137 ± 7% interrupts.CPU61.NMI:Non-maskable_interrupts 6096 ± 27% -81.3% 1137 ± 7% interrupts.CPU61.PMI:Performance_monitoring_interrupts 938.33 ± 31% +1544.4% 15429 ± 13% interrupts.CPU61.RES:Rescheduling_interrupts 6095 ± 28% -81.8% 1110 ± 6% interrupts.CPU62.NMI:Non-maskable_interrupts 6095 ± 28% -81.8% 1110 ± 6% interrupts.CPU62.PMI:Performance_monitoring_interrupts 1148 ± 45% +1261.3% 15637 ± 7% interrupts.CPU62.RES:Rescheduling_interrupts 6079 ± 28% -81.0% 1153 ± 9% interrupts.CPU63.NMI:Non-maskable_interrupts 6079 ± 28% -81.0% 1153 ± 9% interrupts.CPU63.PMI:Performance_monitoring_interrupts 1052 ± 39% +1369.0% 15454 ± 8% interrupts.CPU63.RES:Rescheduling_interrupts 6066 ± 27% -82.8% 1042 ± 10% interrupts.CPU64.NMI:Non-maskable_interrupts 6066 ± 27% -82.8% 1042 ± 10% interrupts.CPU64.PMI:Performance_monitoring_interrupts 975.67 ± 44% +1509.5% 15703 ± 13% interrupts.CPU64.RES:Rescheduling_interrupts 7326 -84.1% 1164 interrupts.CPU65.NMI:Non-maskable_interrupts 7326 -84.1% 1164 interrupts.CPU65.PMI:Performance_monitoring_interrupts 1090 ± 45% +1254.6% 14765 ± 8% interrupts.CPU65.RES:Rescheduling_interrupts 7331 -83.4% 1213 ± 3% interrupts.CPU66.NMI:Non-maskable_interrupts 7331 -83.4% 1213 ± 3% interrupts.CPU66.PMI:Performance_monitoring_interrupts 893.67 ± 31% +1426.7% 13643 ± 26% interrupts.CPU66.RES:Rescheduling_interrupts 7247 -86.1% 1005 ± 28% interrupts.CPU67.NMI:Non-maskable_interrupts 7247 -86.1% 1005 ± 28% interrupts.CPU67.PMI:Performance_monitoring_interrupts 1590 ± 51% +760.9% 13691 ± 22% interrupts.CPU67.RES:Rescheduling_interrupts 7324 -87.3% 929.00 ± 26% interrupts.CPU68.NMI:Non-maskable_interrupts 7324 -87.3% 929.00 ± 26% interrupts.CPU68.PMI:Performance_monitoring_interrupts 1576 ± 33% +897.8% 15732 ± 8% interrupts.CPU68.RES:Rescheduling_interrupts 7300 -87.1% 940.33 ± 27% interrupts.CPU69.NMI:Non-maskable_interrupts 7300 -87.1% 940.33 ± 27% interrupts.CPU69.PMI:Performance_monitoring_interrupts 1569 ± 53% +841.6% 14774 ± 11% interrupts.CPU69.RES:Rescheduling_interrupts 201.67 ± 10% +518.5% 1247 ± 59% interrupts.CPU7.117:PCI-MSI.1574919-edge.eth1-TxRx-7 7298 -84.9% 1105 ± 7% interrupts.CPU7.NMI:Non-maskable_interrupts 7298 -84.9% 1105 ± 7% interrupts.CPU7.PMI:Performance_monitoring_interrupts 1055 ± 34% +1153.3% 13222 ± 16% interrupts.CPU7.RES:Rescheduling_interrupts 7315 -87.7% 896.67 ± 27% interrupts.CPU70.NMI:Non-maskable_interrupts 7315 -87.7% 896.67 ± 27% interrupts.CPU70.PMI:Performance_monitoring_interrupts 1354 ± 3% +1014.7% 15100 ± 8% interrupts.CPU70.RES:Rescheduling_interrupts 7205 -87.5% 902.67 ± 29% interrupts.CPU71.NMI:Non-maskable_interrupts 7205 -87.5% 902.67 ± 29% interrupts.CPU71.PMI:Performance_monitoring_interrupts 1142 ± 48% +1241.5% 15329 ± 12% interrupts.CPU71.RES:Rescheduling_interrupts 7318 -87.8% 892.00 ± 30% interrupts.CPU72.NMI:Non-maskable_interrupts 7318 -87.8% 892.00 ± 30% interrupts.CPU72.PMI:Performance_monitoring_interrupts 1860 ± 36% +606.7% 13145 ± 16% interrupts.CPU72.RES:Rescheduling_interrupts 7291 -88.2% 858.33 ± 37% interrupts.CPU73.NMI:Non-maskable_interrupts 7291 -88.2% 858.33 ± 37% interrupts.CPU73.PMI:Performance_monitoring_interrupts 1708 ± 29% +615.3% 12220 ± 12% interrupts.CPU73.RES:Rescheduling_interrupts 7304 -88.6% 830.67 ± 32% interrupts.CPU74.NMI:Non-maskable_interrupts 7304 -88.6% 830.67 ± 32% interrupts.CPU74.PMI:Performance_monitoring_interrupts 1379 ± 34% +923.1% 14115 ± 9% interrupts.CPU74.RES:Rescheduling_interrupts 7328 -88.0% 882.00 ± 30% interrupts.CPU75.NMI:Non-maskable_interrupts 7328 -88.0% 882.00 ± 30% interrupts.CPU75.PMI:Performance_monitoring_interrupts 1682 ± 58% +719.8% 13789 ± 11% interrupts.CPU75.RES:Rescheduling_interrupts 7287 -87.4% 916.00 ± 32% interrupts.CPU76.NMI:Non-maskable_interrupts 7287 -87.4% 916.00 ± 32% interrupts.CPU76.PMI:Performance_monitoring_interrupts 1693 ± 58% +734.5% 14133 ± 12% interrupts.CPU76.RES:Rescheduling_interrupts 7270 -83.7% 1183 ± 6% interrupts.CPU77.NMI:Non-maskable_interrupts 7270 -83.7% 1183 ± 6% interrupts.CPU77.PMI:Performance_monitoring_interrupts 1321 ± 53% +924.5% 13541 ± 8% interrupts.CPU77.RES:Rescheduling_interrupts 7305 -86.0% 1021 ± 10% interrupts.CPU78.NMI:Non-maskable_interrupts 7305 -86.0% 1021 ± 10% interrupts.CPU78.PMI:Performance_monitoring_interrupts 988.00 ± 33% +1179.9% 12645 ± 10% interrupts.CPU78.RES:Rescheduling_interrupts 7149 ± 3% -85.6% 1031 ± 13% interrupts.CPU79.NMI:Non-maskable_interrupts 7149 ± 3% -85.6% 1031 ± 13% interrupts.CPU79.PMI:Performance_monitoring_interrupts 2997 ± 84% +347.8% 13420 ± 5% interrupts.CPU79.RES:Rescheduling_interrupts 7278 -84.3% 1139 ± 3% interrupts.CPU8.NMI:Non-maskable_interrupts 7278 -84.3% 1139 ± 3% interrupts.CPU8.PMI:Performance_monitoring_interrupts 1382 ± 31% +780.7% 12171 ± 27% interrupts.CPU8.RES:Rescheduling_interrupts 7282 -85.4% 1059 ± 3% interrupts.CPU80.NMI:Non-maskable_interrupts 7282 -85.4% 1059 ± 3% interrupts.CPU80.PMI:Performance_monitoring_interrupts 1199 ± 52% +929.4% 12349 ± 16% interrupts.CPU80.RES:Rescheduling_interrupts 7311 -87.5% 917.00 ± 27% interrupts.CPU81.NMI:Non-maskable_interrupts 7311 -87.5% 917.00 ± 27% interrupts.CPU81.PMI:Performance_monitoring_interrupts 1425 ± 50% +823.9% 13169 ± 12% interrupts.CPU81.RES:Rescheduling_interrupts 7304 -84.0% 1167 ± 2% interrupts.CPU82.NMI:Non-maskable_interrupts 7304 -84.0% 1167 ± 2% interrupts.CPU82.PMI:Performance_monitoring_interrupts 1239 ± 10% +901.4% 12413 ± 6% interrupts.CPU82.RES:Rescheduling_interrupts 7265 -84.2% 1145 ± 3% interrupts.CPU83.NMI:Non-maskable_interrupts 7265 -84.2% 1145 ± 3% interrupts.CPU83.PMI:Performance_monitoring_interrupts 1049 ± 46% +1131.8% 12929 ± 11% interrupts.CPU83.RES:Rescheduling_interrupts 7285 -84.8% 1107 ± 7% interrupts.CPU84.NMI:Non-maskable_interrupts 7285 -84.8% 1107 ± 7% interrupts.CPU84.PMI:Performance_monitoring_interrupts 1135 ± 36% +1035.9% 12896 ± 10% interrupts.CPU84.RES:Rescheduling_interrupts 7309 -84.2% 1152 ± 4% interrupts.CPU85.NMI:Non-maskable_interrupts 7309 -84.2% 1152 ± 4% interrupts.CPU85.PMI:Performance_monitoring_interrupts 2439 ± 72% +438.4% 13134 ± 14% interrupts.CPU85.RES:Rescheduling_interrupts 7289 -85.7% 1043 ± 8% interrupts.CPU86.NMI:Non-maskable_interrupts 7289 -85.7% 1043 ± 8% interrupts.CPU86.PMI:Performance_monitoring_interrupts 1480 ± 52% +851.0% 14078 ± 5% interrupts.CPU86.RES:Rescheduling_interrupts 7329 -86.4% 995.33 ± 14% interrupts.CPU87.NMI:Non-maskable_interrupts 7329 -86.4% 995.33 ± 14% interrupts.CPU87.PMI:Performance_monitoring_interrupts 1237 ± 56% +1018.2% 13835 ± 5% interrupts.CPU87.RES:Rescheduling_interrupts 7289 -86.4% 993.33 ± 10% interrupts.CPU88.NMI:Non-maskable_interrupts 7289 -86.4% 993.33 ± 10% interrupts.CPU88.PMI:Performance_monitoring_interrupts 913.33 ± 48% +1335.0% 13106 ± 13% interrupts.CPU88.RES:Rescheduling_interrupts 7302 -87.2% 935.33 ± 7% interrupts.CPU89.NMI:Non-maskable_interrupts 7302 -87.2% 935.33 ± 7% interrupts.CPU89.PMI:Performance_monitoring_interrupts 1116 ± 41% +1056.7% 12917 ± 10% interrupts.CPU89.RES:Rescheduling_interrupts 7244 -83.6% 1185 ± 2% interrupts.CPU9.NMI:Non-maskable_interrupts 7244 -83.6% 1185 ± 2% interrupts.CPU9.PMI:Performance_monitoring_interrupts 1888 ± 61% +626.9% 13726 ± 21% interrupts.CPU9.RES:Rescheduling_interrupts 7308 -86.2% 1009 ± 4% interrupts.CPU90.NMI:Non-maskable_interrupts 7308 -86.2% 1009 ± 4% interrupts.CPU90.PMI:Performance_monitoring_interrupts 1346 ± 44% +931.6% 13885 ± 13% interrupts.CPU90.RES:Rescheduling_interrupts 7307 -87.3% 930.00 ± 27% interrupts.CPU91.NMI:Non-maskable_interrupts 7307 -87.3% 930.00 ± 27% interrupts.CPU91.PMI:Performance_monitoring_interrupts 1213 ± 24% +983.2% 13146 ± 14% interrupts.CPU91.RES:Rescheduling_interrupts 7213 -84.4% 1125 ± 4% interrupts.CPU92.NMI:Non-maskable_interrupts 7213 -84.4% 1125 ± 4% interrupts.CPU92.PMI:Performance_monitoring_interrupts 1004 ± 36% +1035.6% 11401 ± 13% interrupts.CPU92.RES:Rescheduling_interrupts 7290 -88.3% 853.67 ± 18% interrupts.CPU93.NMI:Non-maskable_interrupts 7290 -88.3% 853.67 ± 18% interrupts.CPU93.PMI:Performance_monitoring_interrupts 1451 ± 38% +731.7% 12074 ± 5% interrupts.CPU93.RES:Rescheduling_interrupts 7329 -88.2% 863.33 ± 20% interrupts.CPU94.NMI:Non-maskable_interrupts 7329 -88.2% 863.33 ± 20% interrupts.CPU94.PMI:Performance_monitoring_interrupts 1077 ± 29% +998.3% 11836 ± 12% interrupts.CPU94.RES:Rescheduling_interrupts 7315 -88.1% 873.33 ± 27% interrupts.CPU95.NMI:Non-maskable_interrupts 7315 -88.1% 873.33 ± 27% interrupts.CPU95.PMI:Performance_monitoring_interrupts 4406 ± 12% +112.5% 9364 ± 3% interrupts.CPU95.RES:Rescheduling_interrupts 7304 -87.2% 937.33 ± 29% interrupts.CPU96.NMI:Non-maskable_interrupts 7304 -87.2% 937.33 ± 29% interrupts.CPU96.PMI:Performance_monitoring_interrupts 2450 ± 64% +467.4% 13903 ± 6% interrupts.CPU96.RES:Rescheduling_interrupts 7240 -86.8% 959.33 ± 29% interrupts.CPU97.NMI:Non-maskable_interrupts 7240 -86.8% 959.33 ± 29% interrupts.CPU97.PMI:Performance_monitoring_interrupts 1772 ± 65% +682.0% 13857 ± 11% interrupts.CPU97.RES:Rescheduling_interrupts 7297 -86.6% 980.00 ± 26% interrupts.CPU98.NMI:Non-maskable_interrupts 7297 -86.6% 980.00 ± 26% interrupts.CPU98.PMI:Performance_monitoring_interrupts 2250 ± 40% +507.6% 13671 ± 13% interrupts.CPU98.RES:Rescheduling_interrupts 7256 -87.1% 938.67 ± 26% interrupts.CPU99.NMI:Non-maskable_interrupts 7256 -87.1% 938.67 ± 26% interrupts.CPU99.PMI:Performance_monitoring_interrupts 1624 ± 38% +848.4% 15405 ± 8% interrupts.CPU99.RES:Rescheduling_interrupts 354.00 ± 4% -98.4% 5.67 ± 16% interrupts.IWI:IRQ_work_interrupts 1270621 ± 3% -84.2% 200566 ± 2% interrupts.NMI:Non-maskable_interrupts 1270621 ± 3% -84.2% 200566 ± 2% interrupts.PMI:Performance_monitoring_interrupts 245359 ± 2% +1031.2% 2775515 ± 3% interrupts.RES:Rescheduling_interrupts 1455 ± 11% -66.7% 485.33 ± 29% interrupts.TLB:TLB_shootdowns vm-scalability.time.user_time 2500 +-+------------------------------------------------------------------+ |..+..+..+..+.+..+..+ + +.+..+..+..+ + + + | | : : : : : : : | 2000 +-+ : : : : : : : :| | : : : : : : : : : :| | : : : : : : : : : :| 1500 +-+ : : : : : : : : : :| | : : : : : : : : : :| 1000 +-+ : : O : : : : : : : : | O O O O : : : : O O O : : O :O: O O :O: O | : : : : : : : : : : | 500 +-+ : : : : : : : : : : | | : : : : : : | | : : : : : : | 0 +-+O-----O--O----O-----O--O-----O----O-----O-----O----------O--------+ vm-scalability.time.system_time 80000 +-+-----------------------------------------------------------------+ | | 70000 +-++..+..+.+..+..+..+ + +..+..+..+.+ + +..+.+ | 60000 +-+ : : : : : : : | | : :: : : :: : : | 50000 +-+ : :: : : : : : : :| | : : : : : : : : : :| 40000 +-+ : : : : : : : : : :| | : : : : : : : : : :| 30000 +-+ : : : : : : : : : : | 20000 +-+ : : : : : : : : : : | | : : : : : : : : : : | 10000 +-+ : : :: :: :: :: | | : : : : : : | 0 O-+O--O--O-O--O--O--O--O--O-O--O--O--O--O--O-O--O--O--O--O--O-O--O--O vm-scalability.time.percent_of_cpu_this_job_got 20000 +-+-----------------------------------------------------------------+ 18000 +-++..+..+.+..+..+..+ + +..+..+..+.+ + +..+.+ | | : : : : : : : | 16000 +-+ : : : : : : : | 14000 +-+ : :: : : : : : : :| | : : : : : : : : : :| 12000 +-+ : : : : : : : : : :| 10000 +-+ : : : : : : : : : :| 8000 +-+ : : : : : : : : : : | | : : : : : : : : : : | 6000 +-+ : : : : : : : : : : | 4000 +-+ : : : : : : : : : : | | : : : : : : | 2000 +-+ O : : O : O O O : O O O O O 0 O-+O--O--O-O--O--O-----O--O----O-----O-----O----O--------O--O-------+ vm-scalability.time.minor_page_faults 8e+08 +-+-----------------------------------------------------------------+ |..+. + +..+..+ + +. +. + + : : | 7e+08 +-+ : : : : : : : | 6e+08 +-+ : : : : : : : :| | : :: : : : : : O: :| 5e+08 +-+ O: :O: :O O O: :O: O : : O :O O O O : : : : : : : :O : :| 4e+08 +-+ : : : : : : : : : :| | : : : : : : : : : : | 3e+08 +-+ : : : : : : : : : : | 2e+08 +-+ : : : : : : : : : : | | : : : : : : : : : : | 1e+08 +-+ : : : : : : | | : : : : : : | 0 +-+O-----O-O-----O-----O--O----O-----O-----O----O-----------O-------+ vm-scalability.time.involuntary_context_switches 45000 +-+-----------------------------------------------------------------+ | +..+..+.+..+..+. : + +..+..+..+.+ + | 40000 +-+ : : : : + :: | 35000 +-+ : : : : : :: | | : :: : : :: : : | 30000 +-+ : : : : : : : : : | 25000 +-+ : : : : : : : : +.+ | | : : : : : : : : : | 20000 +-+ : : : : : : : : : :| 15000 +-+ : : : : : : : : : :| | : : : : : : : : : :| 10000 +-+ : : : : : : : : : : | 5000 +-+ : : O : :: : : : | O O O O : : : O O O : O O O O O O 0 +-+O-----O-O-----O-----O--O----O-----O-----O----O-----------O-------+ vm-scalability.throughput 1.2e+07 +-+---------------------------------------------------------------+ |..+..+.+. +..+.+ + +. + + + : : | 1e+07 +-+ : : : : : : : | | : : : : : : : :| | : :: : : :: : O: :| 8e+06 +-+ O: :O: :O O O: :O:O : :O :O O O O : : : : : : : :O : :| 6e+06 +-+ : : : : : : : : : :| | : : : : : : : : : : | 4e+06 +-+ : : : : : : : : : : | | : : : : : : : : : : | | : : :: : : :: :: | 2e+06 +-+ : : : : : : | | : : : : : : | 0 +-+O----O--O-----O----O--O----O-----O----O-----O----------O-------+ vm-scalability.median 70000 +-+-----------------------------------------------------------------+ | | 60000 +-++..+..+.+..+..+..+ + +..+..+..+.+ + +..+.+ | | : : : : : : : | 50000 +-+ : :: : : :: : : | | : :: : : : : : O: :| 40000 +-+ O: :O: :O O O: :O: O : : O :O O O O : : : : : : : :O : :| 30000 +-+ : : : : : : : : : :| | : : : : : : : : : : | 20000 +-+ : : : : : : : : : : | | : : : : : : : : : : | 10000 +-+ : : :: :: :: :: | | : : : : : : | 0 +-+O-----O-O-----O-----O--O----O-----O-----O----O-----------O-------+ vm-scalability.workload 4e+09 +-+---------------------------------------------------------------+ | | 3.5e+09 +-++..+.+..+..+..+.+ + +..+..+.+..+ + +..+..+ | 3e+09 +-+ : : : : : : : | | : : : : : : : | 2.5e+09 +-+ : : : : : : : : O: :| | O: :O: :O O O: :O:O : :O :O 2e+09 O-+ O O : : : : : : : :O : :| | : : : : : : : : : :| 1.5e+09 +-+ : : : : : : : : : : | 1e+09 +-+ : : : : : : : : : : | | : : :: : : :: :: | 5e+08 +-+ : : :: :: :: :: | | : : : : : : | 0 +-+O----O--O-----O----O--O----O-----O----O-----O----------O-------+ [*] bisect-good sample [O] bisect-bad sample Disclaimer: Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance. Thanks, Rong Chen --rwEMma7ioTxnRzrJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="config-5.1.0-rc4-00076-ge597107" # # Automatically generated file; DO NOT EDIT. # Linux/x86_64 5.1.0-rc4 Kernel Configuration # # # Compiler: gcc-7 (Debian 7.3.0-1) 7.3.0 # CONFIG_CC_IS_GCC=y CONFIG_GCC_VERSION=70300 CONFIG_CLANG_VERSION=0 CONFIG_CC_HAS_ASM_GOTO=y CONFIG_CC_HAS_WARN_MAYBE_UNINITIALIZED=y CONFIG_IRQ_WORK=y CONFIG_BUILDTIME_EXTABLE_SORT=y CONFIG_THREAD_INFO_IN_TASK=y # # General setup # CONFIG_INIT_ENV_ARG_LIMIT=32 # CONFIG_COMPILE_TEST is not set CONFIG_LOCALVERSION="" CONFIG_LOCALVERSION_AUTO=y CONFIG_BUILD_SALT="" CONFIG_HAVE_KERNEL_GZIP=y CONFIG_HAVE_KERNEL_BZIP2=y CONFIG_HAVE_KERNEL_LZMA=y CONFIG_HAVE_KERNEL_XZ=y CONFIG_HAVE_KERNEL_LZO=y CONFIG_HAVE_KERNEL_LZ4=y CONFIG_KERNEL_GZIP=y # CONFIG_KERNEL_BZIP2 is not set # CONFIG_KERNEL_LZMA is not set # CONFIG_KERNEL_XZ is not set # CONFIG_KERNEL_LZO is not set # CONFIG_KERNEL_LZ4 is not set CONFIG_DEFAULT_HOSTNAME="(none)" CONFIG_SWAP=y CONFIG_SYSVIPC=y CONFIG_SYSVIPC_SYSCTL=y CONFIG_POSIX_MQUEUE=y CONFIG_POSIX_MQUEUE_SYSCTL=y CONFIG_CROSS_MEMORY_ATTACH=y CONFIG_USELIB=y CONFIG_AUDIT=y CONFIG_HAVE_ARCH_AUDITSYSCALL=y CONFIG_AUDITSYSCALL=y # # IRQ subsystem # CONFIG_GENERIC_IRQ_PROBE=y CONFIG_GENERIC_IRQ_SHOW=y CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y CONFIG_GENERIC_PENDING_IRQ=y CONFIG_GENERIC_IRQ_MIGRATION=y CONFIG_IRQ_DOMAIN=y CONFIG_IRQ_SIM=y CONFIG_IRQ_DOMAIN_HIERARCHY=y CONFIG_GENERIC_MSI_IRQ=y CONFIG_GENERIC_MSI_IRQ_DOMAIN=y CONFIG_GENERIC_IRQ_MATRIX_ALLOCATOR=y CONFIG_GENERIC_IRQ_RESERVATION_MODE=y CONFIG_IRQ_FORCED_THREADING=y CONFIG_SPARSE_IRQ=y # CONFIG_GENERIC_IRQ_DEBUGFS is not set CONFIG_CLOCKSOURCE_WATCHDOG=y CONFIG_ARCH_CLOCKSOURCE_DATA=y CONFIG_ARCH_CLOCKSOURCE_INIT=y CONFIG_CLOCKSOURCE_VALIDATE_LAST_CYCLE=y CONFIG_GENERIC_TIME_VSYSCALL=y CONFIG_GENERIC_CLOCKEVENTS=y CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y CONFIG_GENERIC_CLOCKEVENTS_MIN_ADJUST=y CONFIG_GENERIC_CMOS_UPDATE=y # # Timers subsystem # CONFIG_TICK_ONESHOT=y CONFIG_NO_HZ_COMMON=y # CONFIG_HZ_PERIODIC is not set # CONFIG_NO_HZ_IDLE is not set CONFIG_NO_HZ_FULL=y CONFIG_CONTEXT_TRACKING=y # CONFIG_CONTEXT_TRACKING_FORCE is not set CONFIG_NO_HZ=y CONFIG_HIGH_RES_TIMERS=y # CONFIG_PREEMPT_NONE is not set CONFIG_PREEMPT_VOLUNTARY=y # CONFIG_PREEMPT is not set CONFIG_PREEMPT_COUNT=y # # CPU/Task time and stats accounting # CONFIG_VIRT_CPU_ACCOUNTING=y CONFIG_VIRT_CPU_ACCOUNTING_GEN=y # CONFIG_IRQ_TIME_ACCOUNTING is not set CONFIG_HAVE_SCHED_AVG_IRQ=y CONFIG_BSD_PROCESS_ACCT=y CONFIG_BSD_PROCESS_ACCT_V3=y CONFIG_TASKSTATS=y CONFIG_TASK_DELAY_ACCT=y CONFIG_TASK_XACCT=y CONFIG_TASK_IO_ACCOUNTING=y # CONFIG_PSI is not set CONFIG_CPU_ISOLATION=y # # RCU Subsystem # CONFIG_TREE_RCU=y # CONFIG_RCU_EXPERT is not set CONFIG_SRCU=y CONFIG_TREE_SRCU=y CONFIG_TASKS_RCU=y CONFIG_RCU_STALL_COMMON=y CONFIG_RCU_NEED_SEGCBLIST=y CONFIG_RCU_NOCB_CPU=y CONFIG_BUILD_BIN2C=y CONFIG_IKCONFIG=y CONFIG_IKCONFIG_PROC=y CONFIG_LOG_BUF_SHIFT=20 CONFIG_LOG_CPU_MAX_BUF_SHIFT=12 CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=13 CONFIG_HAVE_UNSTABLE_SCHED_CLOCK=y CONFIG_ARCH_SUPPORTS_NUMA_BALANCING=y CONFIG_ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH=y CONFIG_ARCH_SUPPORTS_INT128=y CONFIG_NUMA_BALANCING=y CONFIG_NUMA_BALANCING_DEFAULT_ENABLED=y CONFIG_CGROUPS=y CONFIG_PAGE_COUNTER=y CONFIG_MEMCG=y CONFIG_MEMCG_SWAP=y CONFIG_MEMCG_SWAP_ENABLED=y CONFIG_MEMCG_KMEM=y CONFIG_BLK_CGROUP=y # CONFIG_DEBUG_BLK_CGROUP is not set CONFIG_CGROUP_WRITEBACK=y CONFIG_CGROUP_SCHED=y CONFIG_FAIR_GROUP_SCHED=y CONFIG_CFS_BANDWIDTH=y CONFIG_RT_GROUP_SCHED=y CONFIG_CGROUP_PIDS=y CONFIG_CGROUP_RDMA=y CONFIG_CGROUP_FREEZER=y CONFIG_CGROUP_HUGETLB=y CONFIG_CPUSETS=y CONFIG_PROC_PID_CPUSET=y CONFIG_CGROUP_DEVICE=y CONFIG_CGROUP_CPUACCT=y CONFIG_CGROUP_PERF=y CONFIG_CGROUP_BPF=y # CONFIG_CGROUP_DEBUG is not set CONFIG_SOCK_CGROUP_DATA=y CONFIG_NAMESPACES=y CONFIG_UTS_NS=y CONFIG_IPC_NS=y CONFIG_USER_NS=y CONFIG_PID_NS=y CONFIG_NET_NS=y CONFIG_CHECKPOINT_RESTORE=y CONFIG_SCHED_AUTOGROUP=y # CONFIG_SYSFS_DEPRECATED is not set CONFIG_RELAY=y CONFIG_BLK_DEV_INITRD=y CONFIG_INITRAMFS_SOURCE="" CONFIG_RD_GZIP=y CONFIG_RD_BZIP2=y CONFIG_RD_LZMA=y CONFIG_RD_XZ=y CONFIG_RD_LZO=y CONFIG_RD_LZ4=y CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE=y # CONFIG_CC_OPTIMIZE_FOR_SIZE is not set CONFIG_SYSCTL=y CONFIG_ANON_INODES=y CONFIG_HAVE_UID16=y CONFIG_SYSCTL_EXCEPTION_TRACE=y CONFIG_HAVE_PCSPKR_PLATFORM=y CONFIG_BPF=y CONFIG_EXPERT=y CONFIG_UID16=y CONFIG_MULTIUSER=y CONFIG_SGETMASK_SYSCALL=y CONFIG_SYSFS_SYSCALL=y # CONFIG_SYSCTL_SYSCALL is not set CONFIG_FHANDLE=y CONFIG_POSIX_TIMERS=y CONFIG_PRINTK=y CONFIG_PRINTK_NMI=y CONFIG_BUG=y CONFIG_ELF_CORE=y CONFIG_PCSPKR_PLATFORM=y CONFIG_BASE_FULL=y CONFIG_FUTEX=y CONFIG_FUTEX_PI=y CONFIG_EPOLL=y CONFIG_SIGNALFD=y CONFIG_TIMERFD=y CONFIG_EVENTFD=y CONFIG_SHMEM=y CONFIG_AIO=y CONFIG_IO_URING=y CONFIG_ADVISE_SYSCALLS=y CONFIG_MEMBARRIER=y CONFIG_KALLSYMS=y CONFIG_KALLSYMS_ALL=y CONFIG_KALLSYMS_ABSOLUTE_PERCPU=y CONFIG_KALLSYMS_BASE_RELATIVE=y CONFIG_BPF_SYSCALL=y CONFIG_BPF_JIT_ALWAYS_ON=y CONFIG_USERFAULTFD=y CONFIG_ARCH_HAS_MEMBARRIER_SYNC_CORE=y CONFIG_RSEQ=y # CONFIG_DEBUG_RSEQ is not set CONFIG_EMBEDDED=y CONFIG_HAVE_PERF_EVENTS=y # CONFIG_PC104 is not set # # Kernel Performance Events And Counters # CONFIG_PERF_EVENTS=y # CONFIG_DEBUG_PERF_USE_VMALLOC is not set CONFIG_VM_EVENT_COUNTERS=y CONFIG_SLUB_DEBUG=y # CONFIG_SLUB_MEMCG_SYSFS_ON is not set # CONFIG_COMPAT_BRK is not set # CONFIG_SLAB is not set CONFIG_SLUB=y # CONFIG_SLOB is not set CONFIG_SLAB_MERGE_DEFAULT=y # CONFIG_SLAB_FREELIST_RANDOM is not set # CONFIG_SLAB_FREELIST_HARDENED is not set CONFIG_SLUB_CPU_PARTIAL=y CONFIG_SYSTEM_DATA_VERIFICATION=y CONFIG_PROFILING=y CONFIG_TRACEPOINTS=y CONFIG_64BIT=y CONFIG_X86_64=y CONFIG_X86=y CONFIG_INSTRUCTION_DECODER=y CONFIG_OUTPUT_FORMAT="elf64-x86-64" CONFIG_ARCH_DEFCONFIG="arch/x86/configs/x86_64_defconfig" CONFIG_LOCKDEP_SUPPORT=y CONFIG_STACKTRACE_SUPPORT=y CONFIG_MMU=y CONFIG_ARCH_MMAP_RND_BITS_MIN=28 CONFIG_ARCH_MMAP_RND_BITS_MAX=32 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=8 CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16 CONFIG_GENERIC_ISA_DMA=y CONFIG_GENERIC_BUG=y CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y CONFIG_GENERIC_HWEIGHT=y CONFIG_ARCH_MAY_HAVE_PC_FDC=y CONFIG_GENERIC_CALIBRATE_DELAY=y CONFIG_ARCH_HAS_CPU_RELAX=y CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y CONFIG_ARCH_HAS_FILTER_PGPROT=y CONFIG_HAVE_SETUP_PER_CPU_AREA=y CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK=y CONFIG_NEED_PER_CPU_PAGE_FIRST_CHUNK=y CONFIG_ARCH_HIBERNATION_POSSIBLE=y CONFIG_ARCH_SUSPEND_POSSIBLE=y CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y CONFIG_ARCH_WANT_GENERAL_HUGETLB=y CONFIG_ZONE_DMA32=y CONFIG_AUDIT_ARCH=y CONFIG_ARCH_SUPPORTS_OPTIMIZED_INLINING=y CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y CONFIG_HAVE_INTEL_TXT=y CONFIG_X86_64_SMP=y CONFIG_ARCH_SUPPORTS_UPROBES=y CONFIG_FIX_EARLYCON_MEM=y CONFIG_DYNAMIC_PHYSICAL_MASK=y CONFIG_PGTABLE_LEVELS=5 CONFIG_CC_HAS_SANE_STACKPROTECTOR=y # # Processor type and features # CONFIG_ZONE_DMA=y CONFIG_SMP=y CONFIG_X86_FEATURE_NAMES=y CONFIG_X86_X2APIC=y CONFIG_X86_MPPARSE=y # CONFIG_GOLDFISH is not set CONFIG_RETPOLINE=y # CONFIG_X86_CPU_RESCTRL is not set CONFIG_X86_EXTENDED_PLATFORM=y # CONFIG_X86_NUMACHIP is not set # CONFIG_X86_VSMP is not set CONFIG_X86_UV=y # CONFIG_X86_GOLDFISH is not set # CONFIG_X86_INTEL_MID is not set CONFIG_X86_INTEL_LPSS=y CONFIG_X86_AMD_PLATFORM_DEVICE=y CONFIG_IOSF_MBI=y # CONFIG_IOSF_MBI_DEBUG is not set CONFIG_X86_SUPPORTS_MEMORY_FAILURE=y # CONFIG_SCHED_OMIT_FRAME_POINTER is not set CONFIG_HYPERVISOR_GUEST=y CONFIG_PARAVIRT=y CONFIG_PARAVIRT_XXL=y # CONFIG_PARAVIRT_DEBUG is not set CONFIG_PARAVIRT_SPINLOCKS=y CONFIG_XEN=y CONFIG_XEN_PV=y CONFIG_XEN_PV_SMP=y # CONFIG_XEN_DOM0 is not set CONFIG_XEN_PVHVM=y CONFIG_XEN_PVHVM_SMP=y CONFIG_XEN_512GB=y CONFIG_XEN_SAVE_RESTORE=y # CONFIG_XEN_DEBUG_FS is not set # CONFIG_XEN_PVH is not set CONFIG_KVM_GUEST=y # CONFIG_PVH is not set # CONFIG_KVM_DEBUG_FS is not set CONFIG_PARAVIRT_TIME_ACCOUNTING=y CONFIG_PARAVIRT_CLOCK=y # CONFIG_JAILHOUSE_GUEST is not set # CONFIG_MK8 is not set # CONFIG_MPSC is not set # CONFIG_MCORE2 is not set # CONFIG_MATOM is not set CONFIG_GENERIC_CPU=y CONFIG_X86_INTERNODE_CACHE_SHIFT=6 CONFIG_X86_L1_CACHE_SHIFT=6 CONFIG_X86_TSC=y CONFIG_X86_CMPXCHG64=y CONFIG_X86_CMOV=y CONFIG_X86_MINIMUM_CPU_FAMILY=64 CONFIG_X86_DEBUGCTLMSR=y # CONFIG_PROCESSOR_SELECT is not set CONFIG_CPU_SUP_INTEL=y CONFIG_CPU_SUP_AMD=y CONFIG_CPU_SUP_HYGON=y CONFIG_CPU_SUP_CENTAUR=y CONFIG_HPET_TIMER=y CONFIG_HPET_EMULATE_RTC=y CONFIG_DMI=y CONFIG_GART_IOMMU=y # CONFIG_CALGARY_IOMMU is not set CONFIG_MAXSMP=y CONFIG_NR_CPUS_RANGE_BEGIN=8192 CONFIG_NR_CPUS_RANGE_END=8192 CONFIG_NR_CPUS_DEFAULT=8192 CONFIG_NR_CPUS=8192 CONFIG_SCHED_SMT=y CONFIG_SCHED_MC=y CONFIG_SCHED_MC_PRIO=y CONFIG_X86_LOCAL_APIC=y CONFIG_X86_IO_APIC=y CONFIG_X86_REROUTE_FOR_BROKEN_BOOT_IRQS=y CONFIG_X86_MCE=y CONFIG_X86_MCELOG_LEGACY=y CONFIG_X86_MCE_INTEL=y CONFIG_X86_MCE_AMD=y CONFIG_X86_MCE_THRESHOLD=y CONFIG_X86_MCE_INJECT=m CONFIG_X86_THERMAL_VECTOR=y # # Performance monitoring # CONFIG_PERF_EVENTS_INTEL_UNCORE=y CONFIG_PERF_EVENTS_INTEL_RAPL=y CONFIG_PERF_EVENTS_INTEL_CSTATE=y # CONFIG_PERF_EVENTS_AMD_POWER is not set CONFIG_X86_16BIT=y CONFIG_X86_ESPFIX64=y CONFIG_X86_VSYSCALL_EMULATION=y CONFIG_I8K=m CONFIG_MICROCODE=y CONFIG_MICROCODE_INTEL=y CONFIG_MICROCODE_AMD=y CONFIG_MICROCODE_OLD_INTERFACE=y CONFIG_X86_MSR=y CONFIG_X86_CPUID=y CONFIG_X86_5LEVEL=y CONFIG_X86_DIRECT_GBPAGES=y # CONFIG_X86_CPA_STATISTICS is not set CONFIG_ARCH_HAS_MEM_ENCRYPT=y CONFIG_AMD_MEM_ENCRYPT=y # CONFIG_AMD_MEM_ENCRYPT_ACTIVE_BY_DEFAULT is not set CONFIG_NUMA=y CONFIG_AMD_NUMA=y CONFIG_X86_64_ACPI_NUMA=y CONFIG_NODES_SPAN_OTHER_NODES=y # CONFIG_NUMA_EMU is not set CONFIG_NODES_SHIFT=10 CONFIG_ARCH_SPARSEMEM_ENABLE=y CONFIG_ARCH_SPARSEMEM_DEFAULT=y CONFIG_ARCH_SELECT_MEMORY_MODEL=y CONFIG_ARCH_MEMORY_PROBE=y CONFIG_ARCH_PROC_KCORE_TEXT=y CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000 CONFIG_X86_PMEM_LEGACY_DEVICE=y CONFIG_X86_PMEM_LEGACY=m CONFIG_X86_CHECK_BIOS_CORRUPTION=y # CONFIG_X86_BOOTPARAM_MEMORY_CORRUPTION_CHECK is not set CONFIG_X86_RESERVE_LOW=64 CONFIG_MTRR=y CONFIG_MTRR_SANITIZER=y CONFIG_MTRR_SANITIZER_ENABLE_DEFAULT=1 CONFIG_MTRR_SANITIZER_SPARE_REG_NR_DEFAULT=1 CONFIG_X86_PAT=y CONFIG_ARCH_USES_PG_UNCACHED=y CONFIG_ARCH_RANDOM=y CONFIG_X86_SMAP=y CONFIG_X86_INTEL_UMIP=y CONFIG_X86_INTEL_MPX=y CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS=y CONFIG_EFI=y CONFIG_EFI_STUB=y CONFIG_EFI_MIXED=y CONFIG_SECCOMP=y # CONFIG_HZ_100 is not set # CONFIG_HZ_250 is not set # CONFIG_HZ_300 is not set CONFIG_HZ_1000=y CONFIG_HZ=1000 CONFIG_SCHED_HRTICK=y CONFIG_KEXEC=y CONFIG_KEXEC_FILE=y CONFIG_ARCH_HAS_KEXEC_PURGATORY=y CONFIG_KEXEC_VERIFY_SIG=y CONFIG_KEXEC_BZIMAGE_VERIFY_SIG=y CONFIG_CRASH_DUMP=y CONFIG_KEXEC_JUMP=y CONFIG_PHYSICAL_START=0x1000000 CONFIG_RELOCATABLE=y CONFIG_RANDOMIZE_BASE=y CONFIG_X86_NEED_RELOCS=y CONFIG_PHYSICAL_ALIGN=0x200000 CONFIG_DYNAMIC_MEMORY_LAYOUT=y CONFIG_RANDOMIZE_MEMORY=y CONFIG_RANDOMIZE_MEMORY_PHYSICAL_PADDING=0xa CONFIG_HOTPLUG_CPU=y CONFIG_BOOTPARAM_HOTPLUG_CPU0=y # CONFIG_DEBUG_HOTPLUG_CPU0 is not set # CONFIG_COMPAT_VDSO is not set CONFIG_LEGACY_VSYSCALL_EMULATE=y # CONFIG_LEGACY_VSYSCALL_NONE is not set # CONFIG_CMDLINE_BOOL is not set CONFIG_MODIFY_LDT_SYSCALL=y CONFIG_HAVE_LIVEPATCH=y CONFIG_LIVEPATCH=y CONFIG_ARCH_HAS_ADD_PAGES=y CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y CONFIG_USE_PERCPU_NUMA_NODE_ID=y CONFIG_ARCH_ENABLE_SPLIT_PMD_PTLOCK=y CONFIG_ARCH_ENABLE_HUGEPAGE_MIGRATION=y CONFIG_ARCH_ENABLE_THP_MIGRATION=y # # Power management and ACPI options # CONFIG_ARCH_HIBERNATION_HEADER=y CONFIG_SUSPEND=y CONFIG_SUSPEND_FREEZER=y # CONFIG_SUSPEND_SKIP_SYNC is not set CONFIG_HIBERNATE_CALLBACKS=y CONFIG_HIBERNATION=y CONFIG_PM_STD_PARTITION="" CONFIG_PM_SLEEP=y CONFIG_PM_SLEEP_SMP=y # CONFIG_PM_AUTOSLEEP is not set # CONFIG_PM_WAKELOCKS is not set CONFIG_PM=y CONFIG_PM_DEBUG=y CONFIG_PM_ADVANCED_DEBUG=y # CONFIG_PM_TEST_SUSPEND is not set CONFIG_PM_SLEEP_DEBUG=y # CONFIG_DPM_WATCHDOG is not set CONFIG_PM_TRACE=y CONFIG_PM_TRACE_RTC=y CONFIG_PM_CLK=y # CONFIG_WQ_POWER_EFFICIENT_DEFAULT is not set # CONFIG_ENERGY_MODEL is not set CONFIG_ARCH_SUPPORTS_ACPI=y CONFIG_ACPI=y CONFIG_ACPI_LEGACY_TABLES_LOOKUP=y CONFIG_ARCH_MIGHT_HAVE_ACPI_PDC=y CONFIG_ACPI_SYSTEM_POWER_STATES_SUPPORT=y # CONFIG_ACPI_DEBUGGER is not set CONFIG_ACPI_SPCR_TABLE=y CONFIG_ACPI_LPIT=y CONFIG_ACPI_SLEEP=y # CONFIG_ACPI_PROCFS_POWER is not set CONFIG_ACPI_REV_OVERRIDE_POSSIBLE=y CONFIG_ACPI_EC_DEBUGFS=m CONFIG_ACPI_AC=y CONFIG_ACPI_BATTERY=y CONFIG_ACPI_BUTTON=y CONFIG_ACPI_VIDEO=m CONFIG_ACPI_FAN=y # CONFIG_ACPI_TAD is not set CONFIG_ACPI_DOCK=y CONFIG_ACPI_CPU_FREQ_PSS=y CONFIG_ACPI_PROCESSOR_CSTATE=y CONFIG_ACPI_PROCESSOR_IDLE=y CONFIG_ACPI_CPPC_LIB=y CONFIG_ACPI_PROCESSOR=y CONFIG_ACPI_IPMI=m CONFIG_ACPI_HOTPLUG_CPU=y CONFIG_ACPI_PROCESSOR_AGGREGATOR=m CONFIG_ACPI_THERMAL=y CONFIG_ACPI_NUMA=y CONFIG_ARCH_HAS_ACPI_TABLE_UPGRADE=y CONFIG_ACPI_TABLE_UPGRADE=y # CONFIG_ACPI_DEBUG is not set CONFIG_ACPI_PCI_SLOT=y CONFIG_ACPI_CONTAINER=y CONFIG_ACPI_HOTPLUG_MEMORY=y CONFIG_ACPI_HOTPLUG_IOAPIC=y CONFIG_ACPI_SBS=m CONFIG_ACPI_HED=y CONFIG_ACPI_CUSTOM_METHOD=m CONFIG_ACPI_BGRT=y # CONFIG_ACPI_REDUCED_HARDWARE_ONLY is not set CONFIG_ACPI_NFIT=m # CONFIG_NFIT_SECURITY_DEBUG is not set CONFIG_HAVE_ACPI_APEI=y CONFIG_HAVE_ACPI_APEI_NMI=y CONFIG_ACPI_APEI=y CONFIG_ACPI_APEI_GHES=y CONFIG_ACPI_APEI_PCIEAER=y CONFIG_ACPI_APEI_MEMORY_FAILURE=y CONFIG_ACPI_APEI_EINJ=m CONFIG_ACPI_APEI_ERST_DEBUG=y # CONFIG_DPTF_POWER is not set CONFIG_ACPI_WATCHDOG=y CONFIG_ACPI_EXTLOG=m CONFIG_ACPI_ADXL=y # CONFIG_PMIC_OPREGION is not set # CONFIG_ACPI_CONFIGFS is not set CONFIG_X86_PM_TIMER=y CONFIG_SFI=y # # CPU Frequency scaling # CONFIG_CPU_FREQ=y CONFIG_CPU_FREQ_GOV_ATTR_SET=y CONFIG_CPU_FREQ_GOV_COMMON=y # CONFIG_CPU_FREQ_STAT is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y # CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set # CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set CONFIG_CPU_FREQ_GOV_PERFORMANCE=y CONFIG_CPU_FREQ_GOV_POWERSAVE=y CONFIG_CPU_FREQ_GOV_USERSPACE=y CONFIG_CPU_FREQ_GOV_ONDEMAND=y CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y # CONFIG_CPU_FREQ_GOV_SCHEDUTIL is not set # # CPU frequency scaling drivers # CONFIG_X86_INTEL_PSTATE=y CONFIG_X86_PCC_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ=m CONFIG_X86_ACPI_CPUFREQ_CPB=y CONFIG_X86_POWERNOW_K8=m CONFIG_X86_AMD_FREQ_SENSITIVITY=m # CONFIG_X86_SPEEDSTEP_CENTRINO is not set CONFIG_X86_P4_CLOCKMOD=m # # shared options # CONFIG_X86_SPEEDSTEP_LIB=m # # CPU Idle # CONFIG_CPU_IDLE=y # CONFIG_CPU_IDLE_GOV_LADDER is not set CONFIG_CPU_IDLE_GOV_MENU=y # CONFIG_CPU_IDLE_GOV_TEO is not set CONFIG_INTEL_IDLE=y # # Bus options (PCI etc.) # CONFIG_PCI_DIRECT=y CONFIG_PCI_MMCONFIG=y CONFIG_PCI_XEN=y CONFIG_MMCONF_FAM10H=y # CONFIG_PCI_CNB20LE_QUIRK is not set # CONFIG_ISA_BUS is not set CONFIG_ISA_DMA_API=y CONFIG_AMD_NB=y # CONFIG_X86_SYSFB is not set # # Binary Emulations # CONFIG_IA32_EMULATION=y # CONFIG_X86_X32 is not set CONFIG_COMPAT_32=y CONFIG_COMPAT=y CONFIG_COMPAT_FOR_U64_ALIGNMENT=y CONFIG_SYSVIPC_COMPAT=y CONFIG_X86_DEV_DMA_OPS=y CONFIG_HAVE_GENERIC_GUP=y # # Firmware Drivers # CONFIG_EDD=m # CONFIG_EDD_OFF is not set CONFIG_FIRMWARE_MEMMAP=y CONFIG_DMIID=y CONFIG_DMI_SYSFS=y CONFIG_DMI_SCAN_MACHINE_NON_EFI_FALLBACK=y CONFIG_ISCSI_IBFT_FIND=y CONFIG_ISCSI_IBFT=m CONFIG_FW_CFG_SYSFS=y # CONFIG_FW_CFG_SYSFS_CMDLINE is not set # CONFIG_GOOGLE_FIRMWARE is not set # # EFI (Extensible Firmware Interface) Support # CONFIG_EFI_VARS=y CONFIG_EFI_ESRT=y CONFIG_EFI_VARS_PSTORE=y CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y CONFIG_EFI_RUNTIME_MAP=y # CONFIG_EFI_FAKE_MEMMAP is not set CONFIG_EFI_RUNTIME_WRAPPERS=y # CONFIG_EFI_BOOTLOADER_CONTROL is not set # CONFIG_EFI_CAPSULE_LOADER is not set # CONFIG_EFI_TEST is not set CONFIG_APPLE_PROPERTIES=y # CONFIG_RESET_ATTACK_MITIGATION is not set CONFIG_UEFI_CPER=y CONFIG_UEFI_CPER_X86=y CONFIG_EFI_DEV_PATH_PARSER=y CONFIG_EFI_EARLYCON=y # # Tegra firmware driver # CONFIG_HAVE_KVM=y CONFIG_HAVE_KVM_IRQCHIP=y CONFIG_HAVE_KVM_IRQFD=y CONFIG_HAVE_KVM_IRQ_ROUTING=y CONFIG_HAVE_KVM_EVENTFD=y CONFIG_KVM_MMIO=y CONFIG_KVM_ASYNC_PF=y CONFIG_HAVE_KVM_MSI=y CONFIG_HAVE_KVM_CPU_RELAX_INTERCEPT=y CONFIG_KVM_VFIO=y CONFIG_KVM_GENERIC_DIRTYLOG_READ_PROTECT=y CONFIG_KVM_COMPAT=y CONFIG_HAVE_KVM_IRQ_BYPASS=y CONFIG_VIRTUALIZATION=y CONFIG_KVM=m CONFIG_KVM_INTEL=m CONFIG_KVM_AMD=m CONFIG_KVM_AMD_SEV=y CONFIG_KVM_MMU_AUDIT=y CONFIG_VHOST_NET=m # CONFIG_VHOST_SCSI is not set CONFIG_VHOST_VSOCK=m CONFIG_VHOST=m # CONFIG_VHOST_CROSS_ENDIAN_LEGACY is not set # # General architecture-dependent options # CONFIG_CRASH_CORE=y CONFIG_KEXEC_CORE=y CONFIG_HOTPLUG_SMT=y CONFIG_OPROFILE=m CONFIG_OPROFILE_EVENT_MULTIPLEX=y CONFIG_HAVE_OPROFILE=y CONFIG_OPROFILE_NMI_TIMER=y CONFIG_KPROBES=y CONFIG_JUMP_LABEL=y # CONFIG_STATIC_KEYS_SELFTEST is not set CONFIG_OPTPROBES=y CONFIG_KPROBES_ON_FTRACE=y CONFIG_UPROBES=y CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y CONFIG_ARCH_USE_BUILTIN_BSWAP=y CONFIG_KRETPROBES=y CONFIG_USER_RETURN_NOTIFIER=y CONFIG_HAVE_IOREMAP_PROT=y CONFIG_HAVE_KPROBES=y CONFIG_HAVE_KRETPROBES=y CONFIG_HAVE_OPTPROBES=y CONFIG_HAVE_KPROBES_ON_FTRACE=y CONFIG_HAVE_FUNCTION_ERROR_INJECTION=y CONFIG_HAVE_NMI=y CONFIG_HAVE_ARCH_TRACEHOOK=y CONFIG_HAVE_DMA_CONTIGUOUS=y CONFIG_GENERIC_SMP_IDLE_THREAD=y CONFIG_ARCH_HAS_FORTIFY_SOURCE=y CONFIG_ARCH_HAS_SET_MEMORY=y CONFIG_HAVE_ARCH_THREAD_STRUCT_WHITELIST=y CONFIG_ARCH_WANTS_DYNAMIC_TASK_STRUCT=y CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y CONFIG_HAVE_RSEQ=y CONFIG_HAVE_FUNCTION_ARG_ACCESS_API=y CONFIG_HAVE_CLK=y CONFIG_HAVE_HW_BREAKPOINT=y CONFIG_HAVE_MIXED_BREAKPOINTS_REGS=y CONFIG_HAVE_USER_RETURN_NOTIFIER=y CONFIG_HAVE_PERF_EVENTS_NMI=y CONFIG_HAVE_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HAVE_PERF_REGS=y CONFIG_HAVE_PERF_USER_STACK_DUMP=y CONFIG_HAVE_ARCH_JUMP_LABEL=y CONFIG_HAVE_ARCH_JUMP_LABEL_RELATIVE=y CONFIG_HAVE_RCU_TABLE_FREE=y CONFIG_HAVE_RCU_TABLE_INVALIDATE=y CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y CONFIG_HAVE_CMPXCHG_LOCAL=y CONFIG_HAVE_CMPXCHG_DOUBLE=y CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y CONFIG_ARCH_WANT_OLD_COMPAT_IPC=y CONFIG_HAVE_ARCH_SECCOMP_FILTER=y CONFIG_SECCOMP_FILTER=y CONFIG_HAVE_ARCH_STACKLEAK=y CONFIG_HAVE_STACKPROTECTOR=y CONFIG_CC_HAS_STACKPROTECTOR_NONE=y CONFIG_STACKPROTECTOR=y CONFIG_STACKPROTECTOR_STRONG=y CONFIG_HAVE_ARCH_WITHIN_STACK_FRAMES=y CONFIG_HAVE_CONTEXT_TRACKING=y CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y CONFIG_HAVE_MOVE_PMD=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE_PUD=y CONFIG_HAVE_ARCH_HUGE_VMAP=y CONFIG_HAVE_ARCH_SOFT_DIRTY=y CONFIG_HAVE_MOD_ARCH_SPECIFIC=y CONFIG_MODULES_USE_ELF_RELA=y CONFIG_HAVE_IRQ_EXIT_ON_IRQ_STACK=y CONFIG_ARCH_HAS_ELF_RANDOMIZE=y CONFIG_HAVE_ARCH_MMAP_RND_BITS=y CONFIG_HAVE_EXIT_THREAD=y CONFIG_ARCH_MMAP_RND_BITS=28 CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y CONFIG_ARCH_MMAP_RND_COMPAT_BITS=8 CONFIG_HAVE_ARCH_COMPAT_MMAP_BASES=y CONFIG_HAVE_COPY_THREAD_TLS=y CONFIG_HAVE_STACK_VALIDATION=y CONFIG_HAVE_RELIABLE_STACKTRACE=y CONFIG_OLD_SIGSUSPEND3=y CONFIG_COMPAT_OLD_SIGACTION=y CONFIG_COMPAT_32BIT_TIME=y CONFIG_HAVE_ARCH_VMAP_STACK=y CONFIG_VMAP_STACK=y CONFIG_ARCH_HAS_STRICT_KERNEL_RWX=y CONFIG_STRICT_KERNEL_RWX=y CONFIG_ARCH_HAS_STRICT_MODULE_RWX=y CONFIG_STRICT_MODULE_RWX=y CONFIG_ARCH_HAS_REFCOUNT=y # CONFIG_REFCOUNT_FULL is not set CONFIG_HAVE_ARCH_PREL32_RELOCATIONS=y CONFIG_ARCH_USE_MEMREMAP_PROT=y # CONFIG_LOCK_EVENT_COUNTS is not set # # GCOV-based kernel profiling # # CONFIG_GCOV_KERNEL is not set CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y CONFIG_PLUGIN_HOSTCC="g++" CONFIG_HAVE_GCC_PLUGINS=y # CONFIG_GCC_PLUGINS is not set CONFIG_RT_MUTEXES=y CONFIG_BASE_SMALL=0 CONFIG_MODULES=y CONFIG_MODULE_FORCE_LOAD=y CONFIG_MODULE_UNLOAD=y # CONFIG_MODULE_FORCE_UNLOAD is not set # CONFIG_MODVERSIONS is not set # CONFIG_MODULE_SRCVERSION_ALL is not set CONFIG_MODULE_SIG=y # CONFIG_MODULE_SIG_FORCE is not set CONFIG_MODULE_SIG_ALL=y # CONFIG_MODULE_SIG_SHA1 is not set # CONFIG_MODULE_SIG_SHA224 is not set CONFIG_MODULE_SIG_SHA256=y # CONFIG_MODULE_SIG_SHA384 is not set # CONFIG_MODULE_SIG_SHA512 is not set CONFIG_MODULE_SIG_HASH="sha256" # CONFIG_MODULE_COMPRESS is not set # CONFIG_TRIM_UNUSED_KSYMS is not set CONFIG_MODULES_TREE_LOOKUP=y CONFIG_BLOCK=y CONFIG_BLK_SCSI_REQUEST=y CONFIG_BLK_DEV_BSG=y CONFIG_BLK_DEV_BSGLIB=y CONFIG_BLK_DEV_INTEGRITY=y CONFIG_BLK_DEV_ZONED=y CONFIG_BLK_DEV_THROTTLING=y # CONFIG_BLK_DEV_THROTTLING_LOW is not set # CONFIG_BLK_CMDLINE_PARSER is not set # CONFIG_BLK_WBT is not set # CONFIG_BLK_CGROUP_IOLATENCY is not set CONFIG_BLK_DEBUG_FS=y CONFIG_BLK_DEBUG_FS_ZONED=y # CONFIG_BLK_SED_OPAL is not set # # Partition Types # CONFIG_PARTITION_ADVANCED=y # CONFIG_ACORN_PARTITION is not set # CONFIG_AIX_PARTITION is not set CONFIG_OSF_PARTITION=y CONFIG_AMIGA_PARTITION=y # CONFIG_ATARI_PARTITION is not set CONFIG_MAC_PARTITION=y CONFIG_MSDOS_PARTITION=y CONFIG_BSD_DISKLABEL=y CONFIG_MINIX_SUBPARTITION=y CONFIG_SOLARIS_X86_PARTITION=y CONFIG_UNIXWARE_DISKLABEL=y # CONFIG_LDM_PARTITION is not set CONFIG_SGI_PARTITION=y # CONFIG_ULTRIX_PARTITION is not set CONFIG_SUN_PARTITION=y CONFIG_KARMA_PARTITION=y CONFIG_EFI_PARTITION=y # CONFIG_SYSV68_PARTITION is not set # CONFIG_CMDLINE_PARTITION is not set CONFIG_BLOCK_COMPAT=y CONFIG_BLK_MQ_PCI=y CONFIG_BLK_MQ_VIRTIO=y CONFIG_BLK_PM=y # # IO Schedulers # CONFIG_MQ_IOSCHED_DEADLINE=y CONFIG_MQ_IOSCHED_KYBER=y # CONFIG_IOSCHED_BFQ is not set CONFIG_PREEMPT_NOTIFIERS=y CONFIG_PADATA=y CONFIG_ASN1=y CONFIG_INLINE_SPIN_UNLOCK_IRQ=y CONFIG_INLINE_READ_UNLOCK=y CONFIG_INLINE_READ_UNLOCK_IRQ=y CONFIG_INLINE_WRITE_UNLOCK=y CONFIG_INLINE_WRITE_UNLOCK_IRQ=y CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y CONFIG_MUTEX_SPIN_ON_OWNER=y CONFIG_RWSEM_SPIN_ON_OWNER=y CONFIG_LOCK_SPIN_ON_OWNER=y CONFIG_ARCH_USE_QUEUED_SPINLOCKS=y CONFIG_QUEUED_SPINLOCKS=y CONFIG_ARCH_USE_QUEUED_RWLOCKS=y CONFIG_QUEUED_RWLOCKS=y CONFIG_ARCH_HAS_SYNC_CORE_BEFORE_USERMODE=y CONFIG_ARCH_HAS_SYSCALL_WRAPPER=y CONFIG_FREEZER=y # # Executable file formats # CONFIG_BINFMT_ELF=y CONFIG_COMPAT_BINFMT_ELF=y CONFIG_ELFCORE=y CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y CONFIG_BINFMT_SCRIPT=y CONFIG_BINFMT_MISC=m CONFIG_COREDUMP=y # # Memory Management options # CONFIG_SELECT_MEMORY_MODEL=y CONFIG_SPARSEMEM_MANUAL=y CONFIG_SPARSEMEM=y CONFIG_NEED_MULTIPLE_NODES=y CONFIG_HAVE_MEMORY_PRESENT=y CONFIG_SPARSEMEM_EXTREME=y CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y CONFIG_SPARSEMEM_VMEMMAP=y CONFIG_HAVE_MEMBLOCK_NODE_MAP=y CONFIG_ARCH_DISCARD_MEMBLOCK=y CONFIG_MEMORY_ISOLATION=y CONFIG_HAVE_BOOTMEM_INFO_NODE=y CONFIG_MEMORY_HOTPLUG=y CONFIG_MEMORY_HOTPLUG_SPARSE=y # CONFIG_MEMORY_HOTPLUG_DEFAULT_ONLINE is not set CONFIG_MEMORY_HOTREMOVE=y CONFIG_SPLIT_PTLOCK_CPUS=4 CONFIG_MEMORY_BALLOON=y CONFIG_BALLOON_COMPACTION=y CONFIG_COMPACTION=y CONFIG_MIGRATION=y CONFIG_PHYS_ADDR_T_64BIT=y CONFIG_BOUNCE=y CONFIG_VIRT_TO_BUS=y CONFIG_MMU_NOTIFIER=y CONFIG_KSM=y CONFIG_DEFAULT_MMAP_MIN_ADDR=4096 CONFIG_ARCH_SUPPORTS_MEMORY_FAILURE=y CONFIG_MEMORY_FAILURE=y CONFIG_HWPOISON_INJECT=m CONFIG_TRANSPARENT_HUGEPAGE=y CONFIG_TRANSPARENT_HUGEPAGE_ALWAYS=y # CONFIG_TRANSPARENT_HUGEPAGE_MADVISE is not set CONFIG_ARCH_WANTS_THP_SWAP=y CONFIG_THP_SWAP=y CONFIG_TRANSPARENT_HUGE_PAGECACHE=y CONFIG_CLEANCACHE=y CONFIG_FRONTSWAP=y CONFIG_CMA=y # CONFIG_CMA_DEBUG is not set # CONFIG_CMA_DEBUGFS is not set CONFIG_CMA_AREAS=7 CONFIG_MEM_SOFT_DIRTY=y CONFIG_ZSWAP=y CONFIG_ZPOOL=y CONFIG_ZBUD=y # CONFIG_Z3FOLD is not set CONFIG_ZSMALLOC=y # CONFIG_PGTABLE_MAPPING is not set # CONFIG_ZSMALLOC_STAT is not set CONFIG_GENERIC_EARLY_IOREMAP=y CONFIG_DEFERRED_STRUCT_PAGE_INIT=y CONFIG_IDLE_PAGE_TRACKING=y CONFIG_ARCH_HAS_ZONE_DEVICE=y CONFIG_ZONE_DEVICE=y CONFIG_ARCH_HAS_HMM=y CONFIG_MIGRATE_VMA_HELPER=y CONFIG_DEV_PAGEMAP_OPS=y CONFIG_HMM=y CONFIG_HMM_MIRROR=y # CONFIG_DEVICE_PRIVATE is not set # CONFIG_DEVICE_PUBLIC is not set CONFIG_FRAME_VECTOR=y CONFIG_ARCH_USES_HIGH_VMA_FLAGS=y CONFIG_ARCH_HAS_PKEYS=y # CONFIG_PERCPU_STATS is not set # CONFIG_GUP_BENCHMARK is not set CONFIG_ARCH_HAS_PTE_SPECIAL=y CONFIG_NET=y CONFIG_COMPAT_NETLINK_MESSAGES=y CONFIG_NET_INGRESS=y CONFIG_NET_EGRESS=y CONFIG_SKB_EXTENSIONS=y # # Networking options # CONFIG_PACKET=y CONFIG_PACKET_DIAG=m CONFIG_UNIX=y CONFIG_UNIX_SCM=y CONFIG_UNIX_DIAG=m # CONFIG_TLS is not set CONFIG_XFRM=y CONFIG_XFRM_ALGO=y CONFIG_XFRM_USER=y # CONFIG_XFRM_INTERFACE is not set CONFIG_XFRM_SUB_POLICY=y CONFIG_XFRM_MIGRATE=y CONFIG_XFRM_STATISTICS=y CONFIG_XFRM_IPCOMP=m CONFIG_NET_KEY=m CONFIG_NET_KEY_MIGRATE=y # CONFIG_XDP_SOCKETS is not set CONFIG_INET=y CONFIG_IP_MULTICAST=y CONFIG_IP_ADVANCED_ROUTER=y CONFIG_IP_FIB_TRIE_STATS=y CONFIG_IP_MULTIPLE_TABLES=y CONFIG_IP_ROUTE_MULTIPATH=y CONFIG_IP_ROUTE_VERBOSE=y CONFIG_IP_ROUTE_CLASSID=y CONFIG_IP_PNP=y CONFIG_IP_PNP_DHCP=y # CONFIG_IP_PNP_BOOTP is not set # CONFIG_IP_PNP_RARP is not set CONFIG_NET_IPIP=m CONFIG_NET_IPGRE_DEMUX=m CONFIG_NET_IP_TUNNEL=m CONFIG_NET_IPGRE=m CONFIG_NET_IPGRE_BROADCAST=y CONFIG_IP_MROUTE_COMMON=y CONFIG_IP_MROUTE=y CONFIG_IP_MROUTE_MULTIPLE_TABLES=y CONFIG_IP_PIMSM_V1=y CONFIG_IP_PIMSM_V2=y CONFIG_SYN_COOKIES=y CONFIG_NET_IPVTI=m CONFIG_NET_UDP_TUNNEL=m CONFIG_NET_FOU=m CONFIG_NET_FOU_IP_TUNNELS=y CONFIG_INET_AH=m CONFIG_INET_ESP=m # CONFIG_INET_ESP_OFFLOAD is not set CONFIG_INET_IPCOMP=m CONFIG_INET_XFRM_TUNNEL=m CONFIG_INET_TUNNEL=m CONFIG_INET_XFRM_MODE_TRANSPORT=m CONFIG_INET_XFRM_MODE_TUNNEL=m CONFIG_INET_XFRM_MODE_BEET=m CONFIG_INET_DIAG=m CONFIG_INET_TCP_DIAG=m CONFIG_INET_UDP_DIAG=m # CONFIG_INET_RAW_DIAG is not set # CONFIG_INET_DIAG_DESTROY is not set CONFIG_TCP_CONG_ADVANCED=y CONFIG_TCP_CONG_BIC=m CONFIG_TCP_CONG_CUBIC=y CONFIG_TCP_CONG_WESTWOOD=m CONFIG_TCP_CONG_HTCP=m CONFIG_TCP_CONG_HSTCP=m CONFIG_TCP_CONG_HYBLA=m CONFIG_TCP_CONG_VEGAS=m # CONFIG_TCP_CONG_NV is not set CONFIG_TCP_CONG_SCALABLE=m CONFIG_TCP_CONG_LP=m CONFIG_TCP_CONG_VENO=m CONFIG_TCP_CONG_YEAH=m CONFIG_TCP_CONG_ILLINOIS=m CONFIG_TCP_CONG_DCTCP=m # CONFIG_TCP_CONG_CDG is not set # CONFIG_TCP_CONG_BBR is not set CONFIG_DEFAULT_CUBIC=y # CONFIG_DEFAULT_RENO is not set CONFIG_DEFAULT_TCP_CONG="cubic" CONFIG_TCP_MD5SIG=y CONFIG_IPV6=y CONFIG_IPV6_ROUTER_PREF=y CONFIG_IPV6_ROUTE_INFO=y CONFIG_IPV6_OPTIMISTIC_DAD=y CONFIG_INET6_AH=m CONFIG_INET6_ESP=m # CONFIG_INET6_ESP_OFFLOAD is not set CONFIG_INET6_IPCOMP=m CONFIG_IPV6_MIP6=m # CONFIG_IPV6_ILA is not set CONFIG_INET6_XFRM_TUNNEL=m CONFIG_INET6_TUNNEL=m CONFIG_INET6_XFRM_MODE_TRANSPORT=m CONFIG_INET6_XFRM_MODE_TUNNEL=m CONFIG_INET6_XFRM_MODE_BEET=m CONFIG_INET6_XFRM_MODE_ROUTEOPTIMIZATION=m CONFIG_IPV6_VTI=m CONFIG_IPV6_SIT=m CONFIG_IPV6_SIT_6RD=y CONFIG_IPV6_NDISC_NODETYPE=y CONFIG_IPV6_TUNNEL=m CONFIG_IPV6_GRE=m CONFIG_IPV6_FOU=m CONFIG_IPV6_FOU_TUNNEL=m CONFIG_IPV6_MULTIPLE_TABLES=y # CONFIG_IPV6_SUBTREES is not set CONFIG_IPV6_MROUTE=y CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y CONFIG_IPV6_PIMSM_V2=y CONFIG_IPV6_SEG6_LWTUNNEL=y # CONFIG_IPV6_SEG6_HMAC is not set CONFIG_IPV6_SEG6_BPF=y CONFIG_NETLABEL=y CONFIG_NETWORK_SECMARK=y CONFIG_NET_PTP_CLASSIFY=y CONFIG_NETWORK_PHY_TIMESTAMPING=y CONFIG_NETFILTER=y CONFIG_NETFILTER_ADVANCED=y CONFIG_BRIDGE_NETFILTER=m # # Core Netfilter Configuration # CONFIG_NETFILTER_INGRESS=y CONFIG_NETFILTER_NETLINK=m CONFIG_NETFILTER_FAMILY_BRIDGE=y CONFIG_NETFILTER_FAMILY_ARP=y CONFIG_NETFILTER_NETLINK_ACCT=m CONFIG_NETFILTER_NETLINK_QUEUE=m CONFIG_NETFILTER_NETLINK_LOG=m CONFIG_NETFILTER_NETLINK_OSF=m CONFIG_NF_CONNTRACK=m CONFIG_NF_LOG_COMMON=m # CONFIG_NF_LOG_NETDEV is not set CONFIG_NETFILTER_CONNCOUNT=m CONFIG_NF_CONNTRACK_MARK=y CONFIG_NF_CONNTRACK_SECMARK=y CONFIG_NF_CONNTRACK_ZONES=y CONFIG_NF_CONNTRACK_PROCFS=y CONFIG_NF_CONNTRACK_EVENTS=y CONFIG_NF_CONNTRACK_TIMEOUT=y CONFIG_NF_CONNTRACK_TIMESTAMP=y CONFIG_NF_CONNTRACK_LABELS=y CONFIG_NF_CT_PROTO_DCCP=y CONFIG_NF_CT_PROTO_GRE=y CONFIG_NF_CT_PROTO_SCTP=y CONFIG_NF_CT_PROTO_UDPLITE=y CONFIG_NF_CONNTRACK_AMANDA=m CONFIG_NF_CONNTRACK_FTP=m CONFIG_NF_CONNTRACK_H323=m CONFIG_NF_CONNTRACK_IRC=m CONFIG_NF_CONNTRACK_BROADCAST=m CONFIG_NF_CONNTRACK_NETBIOS_NS=m CONFIG_NF_CONNTRACK_SNMP=m CONFIG_NF_CONNTRACK_PPTP=m CONFIG_NF_CONNTRACK_SANE=m CONFIG_NF_CONNTRACK_SIP=m CONFIG_NF_CONNTRACK_TFTP=m CONFIG_NF_CT_NETLINK=m CONFIG_NF_CT_NETLINK_TIMEOUT=m # CONFIG_NETFILTER_NETLINK_GLUE_CT is not set CONFIG_NF_NAT=m CONFIG_NF_NAT_NEEDED=y CONFIG_NF_NAT_AMANDA=m CONFIG_NF_NAT_FTP=m CONFIG_NF_NAT_IRC=m CONFIG_NF_NAT_SIP=m CONFIG_NF_NAT_TFTP=m CONFIG_NF_NAT_REDIRECT=y CONFIG_NF_NAT_MASQUERADE=y CONFIG_NETFILTER_SYNPROXY=m CONFIG_NF_TABLES=m # CONFIG_NF_TABLES_SET is not set # CONFIG_NF_TABLES_INET is not set # CONFIG_NF_TABLES_NETDEV is not set # CONFIG_NFT_NUMGEN is not set CONFIG_NFT_CT=m CONFIG_NFT_COUNTER=m # CONFIG_NFT_CONNLIMIT is not set CONFIG_NFT_LOG=m CONFIG_NFT_LIMIT=m CONFIG_NFT_MASQ=m CONFIG_NFT_REDIR=m # CONFIG_NFT_TUNNEL is not set # CONFIG_NFT_OBJREF is not set CONFIG_NFT_QUEUE=m # CONFIG_NFT_QUOTA is not set CONFIG_NFT_REJECT=m CONFIG_NFT_COMPAT=m CONFIG_NFT_HASH=m # CONFIG_NFT_XFRM is not set # CONFIG_NFT_SOCKET is not set # CONFIG_NFT_OSF is not set # CONFIG_NFT_TPROXY is not set # CONFIG_NF_FLOW_TABLE is not set CONFIG_NETFILTER_XTABLES=y # # Xtables combined modules # CONFIG_NETFILTER_XT_MARK=m CONFIG_NETFILTER_XT_CONNMARK=m CONFIG_NETFILTER_XT_SET=m # # Xtables targets # CONFIG_NETFILTER_XT_TARGET_AUDIT=m CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m CONFIG_NETFILTER_XT_TARGET_CONNMARK=m CONFIG_NETFILTER_XT_TARGET_CONNSECMARK=m CONFIG_NETFILTER_XT_TARGET_CT=m CONFIG_NETFILTER_XT_TARGET_DSCP=m CONFIG_NETFILTER_XT_TARGET_HL=m CONFIG_NETFILTER_XT_TARGET_HMARK=m CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m CONFIG_NETFILTER_XT_TARGET_LED=m CONFIG_NETFILTER_XT_TARGET_LOG=m CONFIG_NETFILTER_XT_TARGET_MARK=m CONFIG_NETFILTER_XT_NAT=m CONFIG_NETFILTER_XT_TARGET_NETMAP=m CONFIG_NETFILTER_XT_TARGET_NFLOG=m CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m CONFIG_NETFILTER_XT_TARGET_NOTRACK=m CONFIG_NETFILTER_XT_TARGET_RATEEST=m CONFIG_NETFILTER_XT_TARGET_REDIRECT=m CONFIG_NETFILTER_XT_TARGET_TEE=m CONFIG_NETFILTER_XT_TARGET_TPROXY=m CONFIG_NETFILTER_XT_TARGET_TRACE=m CONFIG_NETFILTER_XT_TARGET_SECMARK=m CONFIG_NETFILTER_XT_TARGET_TCPMSS=m CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m # # Xtables matches # CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m CONFIG_NETFILTER_XT_MATCH_BPF=m CONFIG_NETFILTER_XT_MATCH_CGROUP=m CONFIG_NETFILTER_XT_MATCH_CLUSTER=m CONFIG_NETFILTER_XT_MATCH_COMMENT=m CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m CONFIG_NETFILTER_XT_MATCH_CONNMARK=m CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m CONFIG_NETFILTER_XT_MATCH_CPU=m CONFIG_NETFILTER_XT_MATCH_DCCP=m CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m CONFIG_NETFILTER_XT_MATCH_DSCP=m CONFIG_NETFILTER_XT_MATCH_ECN=m CONFIG_NETFILTER_XT_MATCH_ESP=m CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m CONFIG_NETFILTER_XT_MATCH_HELPER=m CONFIG_NETFILTER_XT_MATCH_HL=m # CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set CONFIG_NETFILTER_XT_MATCH_IPRANGE=m CONFIG_NETFILTER_XT_MATCH_IPVS=m CONFIG_NETFILTER_XT_MATCH_L2TP=m CONFIG_NETFILTER_XT_MATCH_LENGTH=m CONFIG_NETFILTER_XT_MATCH_LIMIT=m CONFIG_NETFILTER_XT_MATCH_MAC=m CONFIG_NETFILTER_XT_MATCH_MARK=m CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m CONFIG_NETFILTER_XT_MATCH_NFACCT=m CONFIG_NETFILTER_XT_MATCH_OSF=m CONFIG_NETFILTER_XT_MATCH_OWNER=m CONFIG_NETFILTER_XT_MATCH_POLICY=m CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m CONFIG_NETFILTER_XT_MATCH_QUOTA=m CONFIG_NETFILTER_XT_MATCH_RATEEST=m CONFIG_NETFILTER_XT_MATCH_REALM=m CONFIG_NETFILTER_XT_MATCH_RECENT=m CONFIG_NETFILTER_XT_MATCH_SCTP=m CONFIG_NETFILTER_XT_MATCH_SOCKET=m CONFIG_NETFILTER_XT_MATCH_STATE=m CONFIG_NETFILTER_XT_MATCH_STATISTIC=m CONFIG_NETFILTER_XT_MATCH_STRING=m CONFIG_NETFILTER_XT_MATCH_TCPMSS=m CONFIG_NETFILTER_XT_MATCH_TIME=m CONFIG_NETFILTER_XT_MATCH_U32=m CONFIG_IP_SET=m CONFIG_IP_SET_MAX=256 CONFIG_IP_SET_BITMAP_IP=m CONFIG_IP_SET_BITMAP_IPMAC=m CONFIG_IP_SET_BITMAP_PORT=m CONFIG_IP_SET_HASH_IP=m CONFIG_IP_SET_HASH_IPMARK=m CONFIG_IP_SET_HASH_IPPORT=m CONFIG_IP_SET_HASH_IPPORTIP=m CONFIG_IP_SET_HASH_IPPORTNET=m CONFIG_IP_SET_HASH_IPMAC=m CONFIG_IP_SET_HASH_MAC=m CONFIG_IP_SET_HASH_NETPORTNET=m CONFIG_IP_SET_HASH_NET=m CONFIG_IP_SET_HASH_NETNET=m CONFIG_IP_SET_HASH_NETPORT=m CONFIG_IP_SET_HASH_NETIFACE=m CONFIG_IP_SET_LIST_SET=m CONFIG_IP_VS=m CONFIG_IP_VS_IPV6=y # CONFIG_IP_VS_DEBUG is not set CONFIG_IP_VS_TAB_BITS=12 # # IPVS transport protocol load balancing support # CONFIG_IP_VS_PROTO_TCP=y CONFIG_IP_VS_PROTO_UDP=y CONFIG_IP_VS_PROTO_AH_ESP=y CONFIG_IP_VS_PROTO_ESP=y CONFIG_IP_VS_PROTO_AH=y CONFIG_IP_VS_PROTO_SCTP=y # # IPVS scheduler # CONFIG_IP_VS_RR=m CONFIG_IP_VS_WRR=m CONFIG_IP_VS_LC=m CONFIG_IP_VS_WLC=m # CONFIG_IP_VS_FO is not set # CONFIG_IP_VS_OVF is not set CONFIG_IP_VS_LBLC=m CONFIG_IP_VS_LBLCR=m CONFIG_IP_VS_DH=m CONFIG_IP_VS_SH=m # CONFIG_IP_VS_MH is not set CONFIG_IP_VS_SED=m CONFIG_IP_VS_NQ=m # # IPVS SH scheduler # CONFIG_IP_VS_SH_TAB_BITS=8 # # IPVS MH scheduler # CONFIG_IP_VS_MH_TAB_INDEX=12 # # IPVS application helper # CONFIG_IP_VS_FTP=m CONFIG_IP_VS_NFCT=y CONFIG_IP_VS_PE_SIP=m # # IP: Netfilter Configuration # CONFIG_NF_DEFRAG_IPV4=m CONFIG_NF_SOCKET_IPV4=m CONFIG_NF_TPROXY_IPV4=m # CONFIG_NF_TABLES_IPV4 is not set # CONFIG_NF_TABLES_ARP is not set CONFIG_NF_DUP_IPV4=m # CONFIG_NF_LOG_ARP is not set CONFIG_NF_LOG_IPV4=m CONFIG_NF_REJECT_IPV4=m CONFIG_NF_NAT_SNMP_BASIC=m CONFIG_NF_NAT_PPTP=m CONFIG_NF_NAT_H323=m CONFIG_IP_NF_IPTABLES=m CONFIG_IP_NF_MATCH_AH=m CONFIG_IP_NF_MATCH_ECN=m CONFIG_IP_NF_MATCH_RPFILTER=m CONFIG_IP_NF_MATCH_TTL=m CONFIG_IP_NF_FILTER=m CONFIG_IP_NF_TARGET_REJECT=m CONFIG_IP_NF_TARGET_SYNPROXY=m CONFIG_IP_NF_NAT=m CONFIG_IP_NF_TARGET_MASQUERADE=m CONFIG_IP_NF_TARGET_NETMAP=m CONFIG_IP_NF_TARGET_REDIRECT=m CONFIG_IP_NF_MANGLE=m CONFIG_IP_NF_TARGET_CLUSTERIP=m CONFIG_IP_NF_TARGET_ECN=m CONFIG_IP_NF_TARGET_TTL=m CONFIG_IP_NF_RAW=m CONFIG_IP_NF_SECURITY=m CONFIG_IP_NF_ARPTABLES=m CONFIG_IP_NF_ARPFILTER=m CONFIG_IP_NF_ARP_MANGLE=m # # IPv6: Netfilter Configuration # CONFIG_NF_SOCKET_IPV6=m CONFIG_NF_TPROXY_IPV6=m # CONFIG_NF_TABLES_IPV6 is not set CONFIG_NF_DUP_IPV6=m CONFIG_NF_REJECT_IPV6=m CONFIG_NF_LOG_IPV6=m CONFIG_IP6_NF_IPTABLES=m CONFIG_IP6_NF_MATCH_AH=m CONFIG_IP6_NF_MATCH_EUI64=m CONFIG_IP6_NF_MATCH_FRAG=m CONFIG_IP6_NF_MATCH_OPTS=m CONFIG_IP6_NF_MATCH_HL=m CONFIG_IP6_NF_MATCH_IPV6HEADER=m CONFIG_IP6_NF_MATCH_MH=m CONFIG_IP6_NF_MATCH_RPFILTER=m CONFIG_IP6_NF_MATCH_RT=m # CONFIG_IP6_NF_MATCH_SRH is not set CONFIG_IP6_NF_TARGET_HL=m CONFIG_IP6_NF_FILTER=m CONFIG_IP6_NF_TARGET_REJECT=m CONFIG_IP6_NF_TARGET_SYNPROXY=m CONFIG_IP6_NF_MANGLE=m CONFIG_IP6_NF_RAW=m CONFIG_IP6_NF_SECURITY=m CONFIG_IP6_NF_NAT=m CONFIG_IP6_NF_TARGET_MASQUERADE=m CONFIG_IP6_NF_TARGET_NPT=m CONFIG_NF_DEFRAG_IPV6=m # CONFIG_NF_TABLES_BRIDGE is not set CONFIG_BRIDGE_NF_EBTABLES=m CONFIG_BRIDGE_EBT_BROUTE=m CONFIG_BRIDGE_EBT_T_FILTER=m CONFIG_BRIDGE_EBT_T_NAT=m CONFIG_BRIDGE_EBT_802_3=m CONFIG_BRIDGE_EBT_AMONG=m CONFIG_BRIDGE_EBT_ARP=m CONFIG_BRIDGE_EBT_IP=m CONFIG_BRIDGE_EBT_IP6=m CONFIG_BRIDGE_EBT_LIMIT=m CONFIG_BRIDGE_EBT_MARK=m CONFIG_BRIDGE_EBT_PKTTYPE=m CONFIG_BRIDGE_EBT_STP=m CONFIG_BRIDGE_EBT_VLAN=m CONFIG_BRIDGE_EBT_ARPREPLY=m CONFIG_BRIDGE_EBT_DNAT=m CONFIG_BRIDGE_EBT_MARK_T=m CONFIG_BRIDGE_EBT_REDIRECT=m CONFIG_BRIDGE_EBT_SNAT=m CONFIG_BRIDGE_EBT_LOG=m CONFIG_BRIDGE_EBT_NFLOG=m # CONFIG_BPFILTER is not set CONFIG_IP_DCCP=m CONFIG_INET_DCCP_DIAG=m # # DCCP CCIDs Configuration # # CONFIG_IP_DCCP_CCID2_DEBUG is not set CONFIG_IP_DCCP_CCID3=y # CONFIG_IP_DCCP_CCID3_DEBUG is not set CONFIG_IP_DCCP_TFRC_LIB=y # # DCCP Kernel Hacking # # CONFIG_IP_DCCP_DEBUG is not set CONFIG_IP_SCTP=m # CONFIG_SCTP_DBG_OBJCNT is not set # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_MD5 is not set CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y # CONFIG_SCTP_DEFAULT_COOKIE_HMAC_NONE is not set CONFIG_SCTP_COOKIE_HMAC_MD5=y CONFIG_SCTP_COOKIE_HMAC_SHA1=y CONFIG_INET_SCTP_DIAG=m # CONFIG_RDS is not set # CONFIG_TIPC is not set CONFIG_ATM=m CONFIG_ATM_CLIP=m # CONFIG_ATM_CLIP_NO_ICMP is not set CONFIG_ATM_LANE=m # CONFIG_ATM_MPOA is not set CONFIG_ATM_BR2684=m # CONFIG_ATM_BR2684_IPFILTER is not set CONFIG_L2TP=m CONFIG_L2TP_DEBUGFS=m CONFIG_L2TP_V3=y CONFIG_L2TP_IP=m CONFIG_L2TP_ETH=m CONFIG_STP=m CONFIG_GARP=m CONFIG_MRP=m CONFIG_BRIDGE=m CONFIG_BRIDGE_IGMP_SNOOPING=y CONFIG_BRIDGE_VLAN_FILTERING=y CONFIG_HAVE_NET_DSA=y # CONFIG_NET_DSA is not set CONFIG_VLAN_8021Q=m CONFIG_VLAN_8021Q_GVRP=y CONFIG_VLAN_8021Q_MVRP=y # CONFIG_DECNET is not set CONFIG_LLC=m # CONFIG_LLC2 is not set # CONFIG_ATALK is not set # CONFIG_X25 is not set # CONFIG_LAPB is not set # CONFIG_PHONET is not set CONFIG_6LOWPAN=m # CONFIG_6LOWPAN_DEBUGFS is not set CONFIG_6LOWPAN_NHC=m CONFIG_6LOWPAN_NHC_DEST=m CONFIG_6LOWPAN_NHC_FRAGMENT=m CONFIG_6LOWPAN_NHC_HOP=m CONFIG_6LOWPAN_NHC_IPV6=m CONFIG_6LOWPAN_NHC_MOBILITY=m CONFIG_6LOWPAN_NHC_ROUTING=m CONFIG_6LOWPAN_NHC_UDP=m # CONFIG_6LOWPAN_GHC_EXT_HDR_HOP is not set # CONFIG_6LOWPAN_GHC_UDP is not set # CONFIG_6LOWPAN_GHC_ICMPV6 is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_DEST is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_FRAG is not set # CONFIG_6LOWPAN_GHC_EXT_HDR_ROUTE is not set CONFIG_IEEE802154=m # CONFIG_IEEE802154_NL802154_EXPERIMENTAL is not set CONFIG_IEEE802154_SOCKET=m CONFIG_IEEE802154_6LOWPAN=m CONFIG_MAC802154=m CONFIG_NET_SCHED=y # # Queueing/Scheduling # CONFIG_NET_SCH_CBQ=m CONFIG_NET_SCH_HTB=m CONFIG_NET_SCH_HFSC=m CONFIG_NET_SCH_ATM=m CONFIG_NET_SCH_PRIO=m CONFIG_NET_SCH_MULTIQ=m CONFIG_NET_SCH_RED=m CONFIG_NET_SCH_SFB=m CONFIG_NET_SCH_SFQ=m CONFIG_NET_SCH_TEQL=m CONFIG_NET_SCH_TBF=m # CONFIG_NET_SCH_CBS is not set # CONFIG_NET_SCH_ETF is not set # CONFIG_NET_SCH_TAPRIO is not set CONFIG_NET_SCH_GRED=m CONFIG_NET_SCH_DSMARK=m CONFIG_NET_SCH_NETEM=m CONFIG_NET_SCH_DRR=m CONFIG_NET_SCH_MQPRIO=m # CONFIG_NET_SCH_SKBPRIO is not set CONFIG_NET_SCH_CHOKE=m CONFIG_NET_SCH_QFQ=m CONFIG_NET_SCH_CODEL=m CONFIG_NET_SCH_FQ_CODEL=m # CONFIG_NET_SCH_CAKE is not set CONFIG_NET_SCH_FQ=m # CONFIG_NET_SCH_HHF is not set # CONFIG_NET_SCH_PIE is not set CONFIG_NET_SCH_INGRESS=m CONFIG_NET_SCH_PLUG=m # CONFIG_NET_SCH_DEFAULT is not set # # Classification # CONFIG_NET_CLS=y CONFIG_NET_CLS_BASIC=m CONFIG_NET_CLS_TCINDEX=m CONFIG_NET_CLS_ROUTE4=m CONFIG_NET_CLS_FW=m CONFIG_NET_CLS_U32=m CONFIG_CLS_U32_PERF=y CONFIG_CLS_U32_MARK=y CONFIG_NET_CLS_RSVP=m CONFIG_NET_CLS_RSVP6=m CONFIG_NET_CLS_FLOW=m CONFIG_NET_CLS_CGROUP=y CONFIG_NET_CLS_BPF=m CONFIG_NET_CLS_FLOWER=m CONFIG_NET_CLS_MATCHALL=m CONFIG_NET_EMATCH=y CONFIG_NET_EMATCH_STACK=32 CONFIG_NET_EMATCH_CMP=m CONFIG_NET_EMATCH_NBYTE=m CONFIG_NET_EMATCH_U32=m CONFIG_NET_EMATCH_META=m CONFIG_NET_EMATCH_TEXT=m # CONFIG_NET_EMATCH_CANID is not set CONFIG_NET_EMATCH_IPSET=m # CONFIG_NET_EMATCH_IPT is not set CONFIG_NET_CLS_ACT=y CONFIG_NET_ACT_POLICE=m CONFIG_NET_ACT_GACT=m CONFIG_GACT_PROB=y CONFIG_NET_ACT_MIRRED=m CONFIG_NET_ACT_SAMPLE=m CONFIG_NET_ACT_IPT=m CONFIG_NET_ACT_NAT=m CONFIG_NET_ACT_PEDIT=m CONFIG_NET_ACT_SIMP=m CONFIG_NET_ACT_SKBEDIT=m CONFIG_NET_ACT_CSUM=m CONFIG_NET_ACT_VLAN=m # CONFIG_NET_ACT_BPF is not set CONFIG_NET_ACT_CONNMARK=m CONFIG_NET_ACT_SKBMOD=m # CONFIG_NET_ACT_IFE is not set CONFIG_NET_ACT_TUNNEL_KEY=m CONFIG_NET_CLS_IND=y CONFIG_NET_SCH_FIFO=y CONFIG_DCB=y CONFIG_DNS_RESOLVER=m # CONFIG_BATMAN_ADV is not set CONFIG_OPENVSWITCH=m CONFIG_OPENVSWITCH_GRE=m CONFIG_OPENVSWITCH_VXLAN=m CONFIG_OPENVSWITCH_GENEVE=m CONFIG_VSOCKETS=m CONFIG_VSOCKETS_DIAG=m CONFIG_VMWARE_VMCI_VSOCKETS=m CONFIG_VIRTIO_VSOCKETS=m CONFIG_VIRTIO_VSOCKETS_COMMON=m CONFIG_HYPERV_VSOCKETS=m CONFIG_NETLINK_DIAG=m CONFIG_MPLS=y CONFIG_NET_MPLS_GSO=y # CONFIG_MPLS_ROUTING is not set CONFIG_NET_NSH=m # CONFIG_HSR is not set CONFIG_NET_SWITCHDEV=y CONFIG_NET_L3_MASTER_DEV=y # CONFIG_NET_NCSI is not set CONFIG_RPS=y CONFIG_RFS_ACCEL=y CONFIG_XPS=y # CONFIG_CGROUP_NET_PRIO is not set CONFIG_CGROUP_NET_CLASSID=y CONFIG_NET_RX_BUSY_POLL=y CONFIG_BQL=y CONFIG_BPF_JIT=y CONFIG_BPF_STREAM_PARSER=y CONFIG_NET_FLOW_LIMIT=y # # Network testing # CONFIG_NET_PKTGEN=m CONFIG_NET_DROP_MONITOR=y # CONFIG_HAMRADIO is not set CONFIG_CAN=m CONFIG_CAN_RAW=m CONFIG_CAN_BCM=m CONFIG_CAN_GW=m # # CAN Device Drivers # CONFIG_CAN_VCAN=m # CONFIG_CAN_VXCAN is not set CONFIG_CAN_SLCAN=m CONFIG_CAN_DEV=m CONFIG_CAN_CALC_BITTIMING=y CONFIG_CAN_C_CAN=m CONFIG_CAN_C_CAN_PLATFORM=m CONFIG_CAN_C_CAN_PCI=m CONFIG_CAN_CC770=m # CONFIG_CAN_CC770_ISA is not set CONFIG_CAN_CC770_PLATFORM=m # CONFIG_CAN_IFI_CANFD is not set # CONFIG_CAN_M_CAN is not set # CONFIG_CAN_PEAK_PCIEFD is not set CONFIG_CAN_SJA1000=m # CONFIG_CAN_SJA1000_ISA is not set CONFIG_CAN_SJA1000_PLATFORM=m CONFIG_CAN_EMS_PCI=m CONFIG_CAN_PEAK_PCI=m CONFIG_CAN_PEAK_PCIEC=y CONFIG_CAN_KVASER_PCI=m CONFIG_CAN_PLX_PCI=m CONFIG_CAN_SOFTING=m # # CAN SPI interfaces # # CONFIG_CAN_HI311X is not set # CONFIG_CAN_MCP251X is not set # # CAN USB interfaces # CONFIG_CAN_8DEV_USB=m CONFIG_CAN_EMS_USB=m CONFIG_CAN_ESD_USB2=m # CONFIG_CAN_GS_USB is not set CONFIG_CAN_KVASER_USB=m # CONFIG_CAN_MCBA_USB is not set CONFIG_CAN_PEAK_USB=m # CONFIG_CAN_UCAN is not set # CONFIG_CAN_DEBUG_DEVICES is not set CONFIG_BT=m CONFIG_BT_BREDR=y CONFIG_BT_RFCOMM=m CONFIG_BT_RFCOMM_TTY=y CONFIG_BT_BNEP=m CONFIG_BT_BNEP_MC_FILTER=y CONFIG_BT_BNEP_PROTO_FILTER=y CONFIG_BT_CMTP=m CONFIG_BT_HIDP=m CONFIG_BT_HS=y CONFIG_BT_LE=y # CONFIG_BT_6LOWPAN is not set # CONFIG_BT_LEDS is not set # CONFIG_BT_SELFTEST is not set CONFIG_BT_DEBUGFS=y # # Bluetooth device drivers # CONFIG_BT_INTEL=m CONFIG_BT_BCM=m CONFIG_BT_RTL=m CONFIG_BT_HCIBTUSB=m # CONFIG_BT_HCIBTUSB_AUTOSUSPEND is not set CONFIG_BT_HCIBTUSB_BCM=y CONFIG_BT_HCIBTUSB_RTL=y CONFIG_BT_HCIBTSDIO=m CONFIG_BT_HCIUART=m CONFIG_BT_HCIUART_H4=y CONFIG_BT_HCIUART_BCSP=y CONFIG_BT_HCIUART_ATH3K=y # CONFIG_BT_HCIUART_INTEL is not set # CONFIG_BT_HCIUART_AG6XX is not set # CONFIG_BT_HCIUART_MRVL is not set CONFIG_BT_HCIBCM203X=m CONFIG_BT_HCIBPA10X=m CONFIG_BT_HCIBFUSB=m CONFIG_BT_HCIVHCI=m CONFIG_BT_MRVL=m CONFIG_BT_MRVL_SDIO=m CONFIG_BT_ATH3K=m # CONFIG_AF_RXRPC is not set # CONFIG_AF_KCM is not set CONFIG_STREAM_PARSER=y CONFIG_FIB_RULES=y CONFIG_WIRELESS=y CONFIG_WIRELESS_EXT=y CONFIG_WEXT_CORE=y CONFIG_WEXT_PROC=y CONFIG_WEXT_PRIV=y CONFIG_CFG80211=m # CONFIG_NL80211_TESTMODE is not set # CONFIG_CFG80211_DEVELOPER_WARNINGS is not set # CONFIG_CFG80211_CERTIFICATION_ONUS is not set CONFIG_CFG80211_REQUIRE_SIGNED_REGDB=y CONFIG_CFG80211_USE_KERNEL_REGDB_KEYS=y CONFIG_CFG80211_DEFAULT_PS=y # CONFIG_CFG80211_DEBUGFS is not set CONFIG_CFG80211_CRDA_SUPPORT=y CONFIG_CFG80211_WEXT=y CONFIG_LIB80211=m # CONFIG_LIB80211_DEBUG is not set CONFIG_MAC80211=m CONFIG_MAC80211_HAS_RC=y CONFIG_MAC80211_RC_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y CONFIG_MAC80211_RC_DEFAULT="minstrel_ht" CONFIG_MAC80211_MESH=y CONFIG_MAC80211_LEDS=y CONFIG_MAC80211_DEBUGFS=y # CONFIG_MAC80211_MESSAGE_TRACING is not set # CONFIG_MAC80211_DEBUG_MENU is not set CONFIG_MAC80211_STA_HASH_MAX_SIZE=0 # CONFIG_WIMAX is not set CONFIG_RFKILL=m CONFIG_RFKILL_LEDS=y CONFIG_RFKILL_INPUT=y # CONFIG_RFKILL_GPIO is not set CONFIG_NET_9P=y CONFIG_NET_9P_VIRTIO=y # CONFIG_NET_9P_XEN is not set # CONFIG_NET_9P_DEBUG is not set # CONFIG_CAIF is not set CONFIG_CEPH_LIB=m # CONFIG_CEPH_LIB_PRETTYDEBUG is not set CONFIG_CEPH_LIB_USE_DNS_RESOLVER=y # CONFIG_NFC is not set CONFIG_PSAMPLE=m # CONFIG_NET_IFE is not set CONFIG_LWTUNNEL=y CONFIG_LWTUNNEL_BPF=y CONFIG_DST_CACHE=y CONFIG_GRO_CELLS=y CONFIG_NET_SOCK_MSG=y # CONFIG_NET_DEVLINK is not set CONFIG_FAILOVER=m CONFIG_HAVE_EBPF_JIT=y # # Device Drivers # CONFIG_HAVE_EISA=y # CONFIG_EISA is not set CONFIG_HAVE_PCI=y CONFIG_PCI=y CONFIG_PCI_DOMAINS=y CONFIG_PCIEPORTBUS=y CONFIG_HOTPLUG_PCI_PCIE=y CONFIG_PCIEAER=y CONFIG_PCIEAER_INJECT=m CONFIG_PCIE_ECRC=y CONFIG_PCIEASPM=y # CONFIG_PCIEASPM_DEBUG is not set CONFIG_PCIEASPM_DEFAULT=y # CONFIG_PCIEASPM_POWERSAVE is not set # CONFIG_PCIEASPM_POWER_SUPERSAVE is not set # CONFIG_PCIEASPM_PERFORMANCE is not set CONFIG_PCIE_PME=y # CONFIG_PCIE_DPC is not set # CONFIG_PCIE_PTM is not set CONFIG_PCI_MSI=y CONFIG_PCI_MSI_IRQ_DOMAIN=y CONFIG_PCI_QUIRKS=y # CONFIG_PCI_DEBUG is not set # CONFIG_PCI_REALLOC_ENABLE_AUTO is not set CONFIG_PCI_STUB=y # CONFIG_PCI_PF_STUB is not set # CONFIG_XEN_PCIDEV_FRONTEND is not set CONFIG_PCI_ATS=y CONFIG_PCI_LOCKLESS_CONFIG=y CONFIG_PCI_IOV=y CONFIG_PCI_PRI=y CONFIG_PCI_PASID=y # CONFIG_PCI_P2PDMA is not set CONFIG_PCI_LABEL=y CONFIG_PCI_HYPERV=m CONFIG_HOTPLUG_PCI=y CONFIG_HOTPLUG_PCI_ACPI=y CONFIG_HOTPLUG_PCI_ACPI_IBM=m # CONFIG_HOTPLUG_PCI_CPCI is not set CONFIG_HOTPLUG_PCI_SHPC=y # # PCI controller drivers # # # Cadence PCIe controllers support # CONFIG_VMD=y # # DesignWare PCI Core Support # # CONFIG_PCIE_DW_PLAT_HOST is not set # CONFIG_PCI_MESON is not set # # PCI Endpoint # # CONFIG_PCI_ENDPOINT is not set # # PCI switch controller drivers # # CONFIG_PCI_SW_SWITCHTEC is not set CONFIG_PCCARD=y # CONFIG_PCMCIA is not set CONFIG_CARDBUS=y # # PC-card bridges # CONFIG_YENTA=m CONFIG_YENTA_O2=y CONFIG_YENTA_RICOH=y CONFIG_YENTA_TI=y CONFIG_YENTA_ENE_TUNE=y CONFIG_YENTA_TOSHIBA=y # CONFIG_RAPIDIO is not set # # Generic Driver Options # CONFIG_UEVENT_HELPER=y CONFIG_UEVENT_HELPER_PATH="" CONFIG_DEVTMPFS=y CONFIG_DEVTMPFS_MOUNT=y CONFIG_STANDALONE=y CONFIG_PREVENT_FIRMWARE_BUILD=y # # Firmware loader # CONFIG_FW_LOADER=y CONFIG_EXTRA_FIRMWARE="" CONFIG_FW_LOADER_USER_HELPER=y CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y CONFIG_WANT_DEV_COREDUMP=y CONFIG_ALLOW_DEV_COREDUMP=y CONFIG_DEV_COREDUMP=y # CONFIG_DEBUG_DRIVER is not set # CONFIG_DEBUG_DEVRES is not set # CONFIG_DEBUG_TEST_DRIVER_REMOVE is not set # CONFIG_TEST_ASYNC_DRIVER_PROBE is not set CONFIG_SYS_HYPERVISOR=y CONFIG_GENERIC_CPU_AUTOPROBE=y CONFIG_GENERIC_CPU_VULNERABILITIES=y CONFIG_REGMAP=y CONFIG_REGMAP_I2C=y CONFIG_REGMAP_SPI=y CONFIG_REGMAP_IRQ=y CONFIG_DMA_SHARED_BUFFER=y # CONFIG_DMA_FENCE_TRACE is not set # # Bus devices # CONFIG_CONNECTOR=y CONFIG_PROC_EVENTS=y # CONFIG_GNSS is not set CONFIG_MTD=m # CONFIG_MTD_TESTS is not set # CONFIG_MTD_CMDLINE_PARTS is not set # CONFIG_MTD_AR7_PARTS is not set # # Partition parsers # # CONFIG_MTD_REDBOOT_PARTS is not set # # User Modules And Translation Layers # CONFIG_MTD_BLKDEVS=m CONFIG_MTD_BLOCK=m # CONFIG_MTD_BLOCK_RO is not set # CONFIG_FTL is not set # CONFIG_NFTL is not set # CONFIG_INFTL is not set # CONFIG_RFD_FTL is not set # CONFIG_SSFDC is not set # CONFIG_SM_FTL is not set # CONFIG_MTD_OOPS is not set # CONFIG_MTD_SWAP is not set # CONFIG_MTD_PARTITIONED_MASTER is not set # # RAM/ROM/Flash chip drivers # # CONFIG_MTD_CFI is not set # CONFIG_MTD_JEDECPROBE is not set CONFIG_MTD_MAP_BANK_WIDTH_1=y CONFIG_MTD_MAP_BANK_WIDTH_2=y CONFIG_MTD_MAP_BANK_WIDTH_4=y CONFIG_MTD_CFI_I1=y CONFIG_MTD_CFI_I2=y # CONFIG_MTD_RAM is not set # CONFIG_MTD_ROM is not set # CONFIG_MTD_ABSENT is not set # # Mapping drivers for chip access # # CONFIG_MTD_COMPLEX_MAPPINGS is not set # CONFIG_MTD_INTEL_VR_NOR is not set # CONFIG_MTD_PLATRAM is not set # # Self-contained MTD device drivers # # CONFIG_MTD_PMC551 is not set # CONFIG_MTD_DATAFLASH is not set # CONFIG_MTD_MCHP23K256 is not set # CONFIG_MTD_SST25L is not set # CONFIG_MTD_SLRAM is not set # CONFIG_MTD_PHRAM is not set # CONFIG_MTD_MTDRAM is not set # CONFIG_MTD_BLOCK2MTD is not set # # Disk-On-Chip Device Drivers # # CONFIG_MTD_DOCG3 is not set # CONFIG_MTD_ONENAND is not set # CONFIG_MTD_NAND is not set # CONFIG_MTD_SPI_NAND is not set # # LPDDR & LPDDR2 PCM memory drivers # # CONFIG_MTD_LPDDR is not set # CONFIG_MTD_SPI_NOR is not set CONFIG_MTD_UBI=m CONFIG_MTD_UBI_WL_THRESHOLD=4096 CONFIG_MTD_UBI_BEB_LIMIT=20 # CONFIG_MTD_UBI_FASTMAP is not set # CONFIG_MTD_UBI_GLUEBI is not set # CONFIG_MTD_UBI_BLOCK is not set # CONFIG_OF is not set CONFIG_ARCH_MIGHT_HAVE_PC_PARPORT=y CONFIG_PARPORT=m CONFIG_PARPORT_PC=m CONFIG_PARPORT_SERIAL=m # CONFIG_PARPORT_PC_FIFO is not set # CONFIG_PARPORT_PC_SUPERIO is not set # CONFIG_PARPORT_AX88796 is not set CONFIG_PARPORT_1284=y CONFIG_PARPORT_NOT_PC=y CONFIG_PNP=y # CONFIG_PNP_DEBUG_MESSAGES is not set # # Protocols # CONFIG_PNPACPI=y CONFIG_BLK_DEV=y CONFIG_BLK_DEV_NULL_BLK=m CONFIG_BLK_DEV_NULL_BLK_FAULT_INJECTION=y CONFIG_BLK_DEV_FD=m CONFIG_CDROM=m # CONFIG_PARIDE is not set CONFIG_BLK_DEV_PCIESSD_MTIP32XX=m # CONFIG_ZRAM is not set # CONFIG_BLK_DEV_UMEM is not set CONFIG_BLK_DEV_LOOP=m CONFIG_BLK_DEV_LOOP_MIN_COUNT=0 # CONFIG_BLK_DEV_CRYPTOLOOP is not set # CONFIG_BLK_DEV_DRBD is not set CONFIG_BLK_DEV_NBD=m # CONFIG_BLK_DEV_SKD is not set CONFIG_BLK_DEV_SX8=m CONFIG_BLK_DEV_RAM=m CONFIG_BLK_DEV_RAM_COUNT=16 CONFIG_BLK_DEV_RAM_SIZE=16384 CONFIG_CDROM_PKTCDVD=m CONFIG_CDROM_PKTCDVD_BUFFERS=8 # CONFIG_CDROM_PKTCDVD_WCACHE is not set CONFIG_ATA_OVER_ETH=m CONFIG_XEN_BLKDEV_FRONTEND=m CONFIG_VIRTIO_BLK=y # CONFIG_VIRTIO_BLK_SCSI is not set CONFIG_BLK_DEV_RBD=m # CONFIG_BLK_DEV_RSXX is not set # # NVME Support # CONFIG_NVME_CORE=m CONFIG_BLK_DEV_NVME=m CONFIG_NVME_MULTIPATH=y CONFIG_NVME_FABRICS=m CONFIG_NVME_FC=m # CONFIG_NVME_TCP is not set CONFIG_NVME_TARGET=m CONFIG_NVME_TARGET_LOOP=m CONFIG_NVME_TARGET_FC=m CONFIG_NVME_TARGET_FCLOOP=m # CONFIG_NVME_TARGET_TCP is not set # # Misc devices # CONFIG_SENSORS_LIS3LV02D=m # CONFIG_AD525X_DPOT is not set # CONFIG_DUMMY_IRQ is not set # CONFIG_IBM_ASM is not set # CONFIG_PHANTOM is not set CONFIG_SGI_IOC4=m CONFIG_TIFM_CORE=m CONFIG_TIFM_7XX1=m # CONFIG_ICS932S401 is not set CONFIG_ENCLOSURE_SERVICES=m CONFIG_SGI_XP=m CONFIG_HP_ILO=m CONFIG_SGI_GRU=m # CONFIG_SGI_GRU_DEBUG is not set CONFIG_APDS9802ALS=m CONFIG_ISL29003=m CONFIG_ISL29020=m CONFIG_SENSORS_TSL2550=m CONFIG_SENSORS_BH1770=m CONFIG_SENSORS_APDS990X=m # CONFIG_HMC6352 is not set # CONFIG_DS1682 is not set CONFIG_VMWARE_BALLOON=m # CONFIG_USB_SWITCH_FSA9480 is not set # CONFIG_LATTICE_ECP3_CONFIG is not set # CONFIG_SRAM is not set # CONFIG_PCI_ENDPOINT_TEST is not set CONFIG_PVPANIC=y # CONFIG_C2PORT is not set # # EEPROM support # CONFIG_EEPROM_AT24=m # CONFIG_EEPROM_AT25 is not set CONFIG_EEPROM_LEGACY=m CONFIG_EEPROM_MAX6875=m CONFIG_EEPROM_93CX6=m # CONFIG_EEPROM_93XX46 is not set # CONFIG_EEPROM_IDT_89HPESX is not set # CONFIG_EEPROM_EE1004 is not set CONFIG_CB710_CORE=m # CONFIG_CB710_DEBUG is not set CONFIG_CB710_DEBUG_ASSUMPTIONS=y # # Texas Instruments shared transport line discipline # # CONFIG_TI_ST is not set CONFIG_SENSORS_LIS3_I2C=m CONFIG_ALTERA_STAPL=m CONFIG_INTEL_MEI=m CONFIG_INTEL_MEI_ME=m # CONFIG_INTEL_MEI_TXE is not set # CONFIG_INTEL_MEI_HDCP is not set CONFIG_VMWARE_VMCI=m # # Intel MIC & related support # # # Intel MIC Bus Driver # # CONFIG_INTEL_MIC_BUS is not set # # SCIF Bus Driver # # CONFIG_SCIF_BUS is not set # # VOP Bus Driver # # CONFIG_VOP_BUS is not set # # Intel MIC Host Driver # # # Intel MIC Card Driver # # # SCIF Driver # # # Intel MIC Coprocessor State Management (COSM) Drivers # # # VOP Driver # # CONFIG_GENWQE is not set # CONFIG_ECHO is not set # CONFIG_MISC_ALCOR_PCI is not set # CONFIG_MISC_RTSX_PCI is not set # CONFIG_MISC_RTSX_USB is not set # CONFIG_HABANA_AI is not set CONFIG_HAVE_IDE=y # CONFIG_IDE is not set # # SCSI device support # CONFIG_SCSI_MOD=y CONFIG_RAID_ATTRS=m CONFIG_SCSI=y CONFIG_SCSI_DMA=y CONFIG_SCSI_NETLINK=y CONFIG_SCSI_PROC_FS=y # # SCSI support type (disk, tape, CD-ROM) # CONFIG_BLK_DEV_SD=m CONFIG_CHR_DEV_ST=m CONFIG_CHR_DEV_OSST=m CONFIG_BLK_DEV_SR=m CONFIG_BLK_DEV_SR_VENDOR=y CONFIG_CHR_DEV_SG=m CONFIG_CHR_DEV_SCH=m CONFIG_SCSI_ENCLOSURE=m CONFIG_SCSI_CONSTANTS=y CONFIG_SCSI_LOGGING=y CONFIG_SCSI_SCAN_ASYNC=y # # SCSI Transports # CONFIG_SCSI_SPI_ATTRS=m CONFIG_SCSI_FC_ATTRS=m CONFIG_SCSI_ISCSI_ATTRS=m CONFIG_SCSI_SAS_ATTRS=m CONFIG_SCSI_SAS_LIBSAS=m CONFIG_SCSI_SAS_ATA=y CONFIG_SCSI_SAS_HOST_SMP=y CONFIG_SCSI_SRP_ATTRS=m CONFIG_SCSI_LOWLEVEL=y CONFIG_ISCSI_TCP=m CONFIG_ISCSI_BOOT_SYSFS=m CONFIG_SCSI_CXGB3_ISCSI=m CONFIG_SCSI_CXGB4_ISCSI=m CONFIG_SCSI_BNX2_ISCSI=m CONFIG_SCSI_BNX2X_FCOE=m CONFIG_BE2ISCSI=m # CONFIG_BLK_DEV_3W_XXXX_RAID is not set CONFIG_SCSI_HPSA=m CONFIG_SCSI_3W_9XXX=m CONFIG_SCSI_3W_SAS=m # CONFIG_SCSI_ACARD is not set CONFIG_SCSI_AACRAID=m # CONFIG_SCSI_AIC7XXX is not set CONFIG_SCSI_AIC79XX=m CONFIG_AIC79XX_CMDS_PER_DEVICE=4 CONFIG_AIC79XX_RESET_DELAY_MS=15000 # CONFIG_AIC79XX_DEBUG_ENABLE is not set CONFIG_AIC79XX_DEBUG_MASK=0 # CONFIG_AIC79XX_REG_PRETTY_PRINT is not set # CONFIG_SCSI_AIC94XX is not set CONFIG_SCSI_MVSAS=m # CONFIG_SCSI_MVSAS_DEBUG is not set CONFIG_SCSI_MVSAS_TASKLET=y CONFIG_SCSI_MVUMI=m # CONFIG_SCSI_DPT_I2O is not set # CONFIG_SCSI_ADVANSYS is not set CONFIG_SCSI_ARCMSR=m # CONFIG_SCSI_ESAS2R is not set # CONFIG_MEGARAID_NEWGEN is not set # CONFIG_MEGARAID_LEGACY is not set CONFIG_MEGARAID_SAS=m CONFIG_SCSI_MPT3SAS=m CONFIG_SCSI_MPT2SAS_MAX_SGE=128 CONFIG_SCSI_MPT3SAS_MAX_SGE=128 CONFIG_SCSI_MPT2SAS=m # CONFIG_SCSI_SMARTPQI is not set CONFIG_SCSI_UFSHCD=m CONFIG_SCSI_UFSHCD_PCI=m # CONFIG_SCSI_UFS_DWC_TC_PCI is not set # CONFIG_SCSI_UFSHCD_PLATFORM is not set # CONFIG_SCSI_UFS_BSG is not set CONFIG_SCSI_HPTIOP=m # CONFIG_SCSI_BUSLOGIC is not set # CONFIG_SCSI_MYRB is not set # CONFIG_SCSI_MYRS is not set CONFIG_VMWARE_PVSCSI=m # CONFIG_XEN_SCSI_FRONTEND is not set CONFIG_HYPERV_STORAGE=m CONFIG_LIBFC=m CONFIG_LIBFCOE=m CONFIG_FCOE=m CONFIG_FCOE_FNIC=m # CONFIG_SCSI_SNIC is not set # CONFIG_SCSI_DMX3191D is not set # CONFIG_SCSI_GDTH is not set CONFIG_SCSI_ISCI=m # CONFIG_SCSI_IPS is not set CONFIG_SCSI_INITIO=m # CONFIG_SCSI_INIA100 is not set # CONFIG_SCSI_PPA is not set # CONFIG_SCSI_IMM is not set CONFIG_SCSI_STEX=m # CONFIG_SCSI_SYM53C8XX_2 is not set # CONFIG_SCSI_IPR is not set # CONFIG_SCSI_QLOGIC_1280 is not set CONFIG_SCSI_QLA_FC=m CONFIG_TCM_QLA2XXX=m # CONFIG_TCM_QLA2XXX_DEBUG is not set CONFIG_SCSI_QLA_ISCSI=m # CONFIG_QEDI is not set # CONFIG_QEDF is not set # CONFIG_SCSI_LPFC is not set # CONFIG_SCSI_DC395x is not set # CONFIG_SCSI_AM53C974 is not set # CONFIG_SCSI_WD719X is not set CONFIG_SCSI_DEBUG=m CONFIG_SCSI_PMCRAID=m CONFIG_SCSI_PM8001=m # CONFIG_SCSI_BFA_FC is not set CONFIG_SCSI_VIRTIO=m # CONFIG_SCSI_CHELSIO_FCOE is not set CONFIG_SCSI_DH=y CONFIG_SCSI_DH_RDAC=y CONFIG_SCSI_DH_HP_SW=y CONFIG_SCSI_DH_EMC=y CONFIG_SCSI_DH_ALUA=y CONFIG_ATA=m CONFIG_ATA_VERBOSE_ERROR=y CONFIG_ATA_ACPI=y # CONFIG_SATA_ZPODD is not set CONFIG_SATA_PMP=y # # Controllers with non-SFF native interface # CONFIG_SATA_AHCI=m CONFIG_SATA_MOBILE_LPM_POLICY=0 CONFIG_SATA_AHCI_PLATFORM=m # CONFIG_SATA_INIC162X is not set CONFIG_SATA_ACARD_AHCI=m CONFIG_SATA_SIL24=m CONFIG_ATA_SFF=y # # SFF controllers with custom DMA interface # CONFIG_PDC_ADMA=m CONFIG_SATA_QSTOR=m CONFIG_SATA_SX4=m CONFIG_ATA_BMDMA=y # # SATA SFF controllers with BMDMA # CONFIG_ATA_PIIX=m # CONFIG_SATA_DWC is not set CONFIG_SATA_MV=m CONFIG_SATA_NV=m CONFIG_SATA_PROMISE=m CONFIG_SATA_SIL=m CONFIG_SATA_SIS=m CONFIG_SATA_SVW=m CONFIG_SATA_ULI=m CONFIG_SATA_VIA=m CONFIG_SATA_VITESSE=m # # PATA SFF controllers with BMDMA # CONFIG_PATA_ALI=m CONFIG_PATA_AMD=m CONFIG_PATA_ARTOP=m CONFIG_PATA_ATIIXP=m CONFIG_PATA_ATP867X=m CONFIG_PATA_CMD64X=m # CONFIG_PATA_CYPRESS is not set # CONFIG_PATA_EFAR is not set CONFIG_PATA_HPT366=m CONFIG_PATA_HPT37X=m CONFIG_PATA_HPT3X2N=m CONFIG_PATA_HPT3X3=m # CONFIG_PATA_HPT3X3_DMA is not set CONFIG_PATA_IT8213=m CONFIG_PATA_IT821X=m CONFIG_PATA_JMICRON=m CONFIG_PATA_MARVELL=m CONFIG_PATA_NETCELL=m CONFIG_PATA_NINJA32=m # CONFIG_PATA_NS87415 is not set CONFIG_PATA_OLDPIIX=m # CONFIG_PATA_OPTIDMA is not set CONFIG_PATA_PDC2027X=m CONFIG_PATA_PDC_OLD=m # CONFIG_PATA_RADISYS is not set CONFIG_PATA_RDC=m CONFIG_PATA_SCH=m CONFIG_PATA_SERVERWORKS=m CONFIG_PATA_SIL680=m CONFIG_PATA_SIS=m CONFIG_PATA_TOSHIBA=m # CONFIG_PATA_TRIFLEX is not set CONFIG_PATA_VIA=m # CONFIG_PATA_WINBOND is not set # # PIO-only SFF controllers # # CONFIG_PATA_CMD640_PCI is not set # CONFIG_PATA_MPIIX is not set # CONFIG_PATA_NS87410 is not set # CONFIG_PATA_OPTI is not set # CONFIG_PATA_PLATFORM is not set # CONFIG_PATA_RZ1000 is not set # # Generic fallback / legacy drivers # CONFIG_PATA_ACPI=m CONFIG_ATA_GENERIC=m # CONFIG_PATA_LEGACY is not set CONFIG_MD=y CONFIG_BLK_DEV_MD=y CONFIG_MD_AUTODETECT=y CONFIG_MD_LINEAR=m CONFIG_MD_RAID0=m CONFIG_MD_RAID1=m CONFIG_MD_RAID10=m CONFIG_MD_RAID456=m CONFIG_MD_MULTIPATH=m CONFIG_MD_FAULTY=m # CONFIG_MD_CLUSTER is not set # CONFIG_BCACHE is not set CONFIG_BLK_DEV_DM_BUILTIN=y CONFIG_BLK_DEV_DM=m CONFIG_DM_DEBUG=y CONFIG_DM_BUFIO=m # CONFIG_DM_DEBUG_BLOCK_MANAGER_LOCKING is not set CONFIG_DM_BIO_PRISON=m CONFIG_DM_PERSISTENT_DATA=m # CONFIG_DM_UNSTRIPED is not set CONFIG_DM_CRYPT=m CONFIG_DM_SNAPSHOT=m CONFIG_DM_THIN_PROVISIONING=m CONFIG_DM_CACHE=m CONFIG_DM_CACHE_SMQ=m # CONFIG_DM_WRITECACHE is not set CONFIG_DM_ERA=m CONFIG_DM_MIRROR=m CONFIG_DM_LOG_USERSPACE=m CONFIG_DM_RAID=m CONFIG_DM_ZERO=m CONFIG_DM_MULTIPATH=m CONFIG_DM_MULTIPATH_QL=m CONFIG_DM_MULTIPATH_ST=m CONFIG_DM_DELAY=m CONFIG_DM_UEVENT=y CONFIG_DM_FLAKEY=m CONFIG_DM_VERITY=m # CONFIG_DM_VERITY_FEC is not set CONFIG_DM_SWITCH=m CONFIG_DM_LOG_WRITES=m # CONFIG_DM_INTEGRITY is not set # CONFIG_DM_ZONED is not set CONFIG_TARGET_CORE=m CONFIG_TCM_IBLOCK=m CONFIG_TCM_FILEIO=m CONFIG_TCM_PSCSI=m CONFIG_TCM_USER2=m CONFIG_LOOPBACK_TARGET=m CONFIG_TCM_FC=m CONFIG_ISCSI_TARGET=m CONFIG_ISCSI_TARGET_CXGB4=m # CONFIG_SBP_TARGET is not set CONFIG_FUSION=y CONFIG_FUSION_SPI=m # CONFIG_FUSION_FC is not set CONFIG_FUSION_SAS=m CONFIG_FUSION_MAX_SGE=128 CONFIG_FUSION_CTL=m CONFIG_FUSION_LOGGING=y # # IEEE 1394 (FireWire) support # CONFIG_FIREWIRE=m CONFIG_FIREWIRE_OHCI=m CONFIG_FIREWIRE_SBP2=m CONFIG_FIREWIRE_NET=m # CONFIG_FIREWIRE_NOSY is not set CONFIG_MACINTOSH_DRIVERS=y CONFIG_MAC_EMUMOUSEBTN=y CONFIG_NETDEVICES=y CONFIG_MII=y CONFIG_NET_CORE=y CONFIG_BONDING=m CONFIG_DUMMY=m # CONFIG_EQUALIZER is not set CONFIG_NET_FC=y CONFIG_IFB=m CONFIG_NET_TEAM=m CONFIG_NET_TEAM_MODE_BROADCAST=m CONFIG_NET_TEAM_MODE_ROUNDROBIN=m CONFIG_NET_TEAM_MODE_RANDOM=m CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m CONFIG_NET_TEAM_MODE_LOADBALANCE=m CONFIG_MACVLAN=m CONFIG_MACVTAP=m # CONFIG_IPVLAN is not set CONFIG_VXLAN=m CONFIG_GENEVE=m # CONFIG_GTP is not set CONFIG_MACSEC=y CONFIG_NETCONSOLE=m CONFIG_NETCONSOLE_DYNAMIC=y CONFIG_NETPOLL=y CONFIG_NET_POLL_CONTROLLER=y CONFIG_NTB_NETDEV=m CONFIG_TUN=m CONFIG_TAP=m # CONFIG_TUN_VNET_CROSS_LE is not set CONFIG_VETH=m CONFIG_VIRTIO_NET=m CONFIG_NLMON=m CONFIG_NET_VRF=y CONFIG_VSOCKMON=m # CONFIG_ARCNET is not set # CONFIG_ATM_DRIVERS is not set # # CAIF transport drivers # # # Distributed Switch Architecture drivers # CONFIG_ETHERNET=y CONFIG_MDIO=y # CONFIG_NET_VENDOR_3COM is not set # CONFIG_NET_VENDOR_ADAPTEC is not set CONFIG_NET_VENDOR_AGERE=y # CONFIG_ET131X is not set CONFIG_NET_VENDOR_ALACRITECH=y # CONFIG_SLICOSS is not set # CONFIG_NET_VENDOR_ALTEON is not set # CONFIG_ALTERA_TSE is not set CONFIG_NET_VENDOR_AMAZON=y CONFIG_ENA_ETHERNET=m CONFIG_NET_VENDOR_AMD=y CONFIG_AMD8111_ETH=m CONFIG_PCNET32=m CONFIG_AMD_XGBE=m # CONFIG_AMD_XGBE_DCB is not set CONFIG_AMD_XGBE_HAVE_ECC=y CONFIG_NET_VENDOR_AQUANTIA=y CONFIG_AQTION=m CONFIG_NET_VENDOR_ARC=y CONFIG_NET_VENDOR_ATHEROS=y CONFIG_ATL2=m CONFIG_ATL1=m CONFIG_ATL1E=m CONFIG_ATL1C=m CONFIG_ALX=m CONFIG_NET_VENDOR_AURORA=y # CONFIG_AURORA_NB8800 is not set CONFIG_NET_VENDOR_BROADCOM=y CONFIG_B44=m CONFIG_B44_PCI_AUTOSELECT=y CONFIG_B44_PCICORE_AUTOSELECT=y CONFIG_B44_PCI=y # CONFIG_BCMGENET is not set CONFIG_BNX2=m CONFIG_CNIC=m CONFIG_TIGON3=y CONFIG_TIGON3_HWMON=y CONFIG_BNX2X=m CONFIG_BNX2X_SRIOV=y # CONFIG_SYSTEMPORT is not set CONFIG_BNXT=m CONFIG_BNXT_SRIOV=y CONFIG_BNXT_FLOWER_OFFLOAD=y CONFIG_BNXT_DCB=y CONFIG_BNXT_HWMON=y CONFIG_NET_VENDOR_BROCADE=y CONFIG_BNA=m CONFIG_NET_VENDOR_CADENCE=y CONFIG_MACB=m CONFIG_MACB_USE_HWSTAMP=y # CONFIG_MACB_PCI is not set CONFIG_NET_VENDOR_CAVIUM=y # CONFIG_THUNDER_NIC_PF is not set # CONFIG_THUNDER_NIC_VF is not set # CONFIG_THUNDER_NIC_BGX is not set # CONFIG_THUNDER_NIC_RGX is not set CONFIG_CAVIUM_PTP=y CONFIG_LIQUIDIO=m CONFIG_LIQUIDIO_VF=m CONFIG_NET_VENDOR_CHELSIO=y # CONFIG_CHELSIO_T1 is not set CONFIG_CHELSIO_T3=m CONFIG_CHELSIO_T4=m # CONFIG_CHELSIO_T4_DCB is not set CONFIG_CHELSIO_T4VF=m CONFIG_CHELSIO_LIB=m CONFIG_NET_VENDOR_CISCO=y CONFIG_ENIC=m CONFIG_NET_VENDOR_CORTINA=y # CONFIG_CX_ECAT is not set CONFIG_DNET=m CONFIG_NET_VENDOR_DEC=y CONFIG_NET_TULIP=y CONFIG_DE2104X=m CONFIG_DE2104X_DSL=0 CONFIG_TULIP=y # CONFIG_TULIP_MWI is not set CONFIG_TULIP_MMIO=y # CONFIG_TULIP_NAPI is not set CONFIG_DE4X5=m CONFIG_WINBOND_840=m CONFIG_DM9102=m CONFIG_ULI526X=m CONFIG_PCMCIA_XIRCOM=m # CONFIG_NET_VENDOR_DLINK is not set CONFIG_NET_VENDOR_EMULEX=y CONFIG_BE2NET=m CONFIG_BE2NET_HWMON=y CONFIG_BE2NET_BE2=y CONFIG_BE2NET_BE3=y CONFIG_BE2NET_LANCER=y CONFIG_BE2NET_SKYHAWK=y CONFIG_NET_VENDOR_EZCHIP=y # CONFIG_NET_VENDOR_HP is not set CONFIG_NET_VENDOR_HUAWEI=y # CONFIG_HINIC is not set # CONFIG_NET_VENDOR_I825XX is not set CONFIG_NET_VENDOR_INTEL=y # CONFIG_E100 is not set CONFIG_E1000=y CONFIG_E1000E=y CONFIG_E1000E_HWTS=y CONFIG_IGB=y CONFIG_IGB_HWMON=y CONFIG_IGBVF=m CONFIG_IXGB=y CONFIG_IXGBE=y CONFIG_IXGBE_HWMON=y CONFIG_IXGBE_DCB=y CONFIG_IXGBEVF=m CONFIG_I40E=m CONFIG_I40E_DCB=y CONFIG_IAVF=m CONFIG_I40EVF=m # CONFIG_ICE is not set CONFIG_FM10K=m # CONFIG_IGC is not set CONFIG_JME=m CONFIG_NET_VENDOR_MARVELL=y CONFIG_MVMDIO=m CONFIG_SKGE=y # CONFIG_SKGE_DEBUG is not set CONFIG_SKGE_GENESIS=y CONFIG_SKY2=m # CONFIG_SKY2_DEBUG is not set CONFIG_NET_VENDOR_MELLANOX=y CONFIG_MLX4_EN=m CONFIG_MLX4_EN_DCB=y CONFIG_MLX4_CORE=m CONFIG_MLX4_DEBUG=y CONFIG_MLX4_CORE_GEN2=y # CONFIG_MLX5_CORE is not set # CONFIG_MLXSW_CORE is not set # CONFIG_MLXFW is not set # CONFIG_NET_VENDOR_MICREL is not set # CONFIG_NET_VENDOR_MICROCHIP is not set CONFIG_NET_VENDOR_MICROSEMI=y # CONFIG_MSCC_OCELOT_SWITCH is not set CONFIG_NET_VENDOR_MYRI=y CONFIG_MYRI10GE=m CONFIG_MYRI10GE_DCA=y # CONFIG_FEALNX is not set # CONFIG_NET_VENDOR_NATSEMI is not set CONFIG_NET_VENDOR_NETERION=y # CONFIG_S2IO is not set # CONFIG_VXGE is not set CONFIG_NET_VENDOR_NETRONOME=y CONFIG_NFP=m CONFIG_NFP_APP_FLOWER=y CONFIG_NFP_APP_ABM_NIC=y # CONFIG_NFP_DEBUG is not set CONFIG_NET_VENDOR_NI=y # CONFIG_NI_XGE_MANAGEMENT_ENET is not set # CONFIG_NET_VENDOR_NVIDIA is not set CONFIG_NET_VENDOR_OKI=y CONFIG_ETHOC=m CONFIG_NET_VENDOR_PACKET_ENGINES=y # CONFIG_HAMACHI is not set CONFIG_YELLOWFIN=m CONFIG_NET_VENDOR_QLOGIC=y CONFIG_QLA3XXX=m CONFIG_QLCNIC=m CONFIG_QLCNIC_SRIOV=y CONFIG_QLCNIC_DCB=y CONFIG_QLCNIC_HWMON=y CONFIG_QLGE=m CONFIG_NETXEN_NIC=m CONFIG_QED=m CONFIG_QED_SRIOV=y CONFIG_QEDE=m CONFIG_NET_VENDOR_QUALCOMM=y # CONFIG_QCOM_EMAC is not set # CONFIG_RMNET is not set # CONFIG_NET_VENDOR_RDC is not set CONFIG_NET_VENDOR_REALTEK=y # CONFIG_ATP is not set CONFIG_8139CP=y CONFIG_8139TOO=y # CONFIG_8139TOO_PIO is not set # CONFIG_8139TOO_TUNE_TWISTER is not set CONFIG_8139TOO_8129=y # CONFIG_8139_OLD_RX_RESET is not set CONFIG_R8169=y CONFIG_NET_VENDOR_RENESAS=y CONFIG_NET_VENDOR_ROCKER=y CONFIG_ROCKER=m CONFIG_NET_VENDOR_SAMSUNG=y # CONFIG_SXGBE_ETH is not set # CONFIG_NET_VENDOR_SEEQ is not set CONFIG_NET_VENDOR_SOLARFLARE=y CONFIG_SFC=m CONFIG_SFC_MTD=y CONFIG_SFC_MCDI_MON=y CONFIG_SFC_SRIOV=y CONFIG_SFC_MCDI_LOGGING=y CONFIG_SFC_FALCON=m CONFIG_SFC_FALCON_MTD=y # CONFIG_NET_VENDOR_SILAN is not set # CONFIG_NET_VENDOR_SIS is not set CONFIG_NET_VENDOR_SMSC=y CONFIG_EPIC100=m # CONFIG_SMSC911X is not set CONFIG_SMSC9420=m CONFIG_NET_VENDOR_SOCIONEXT=y # CONFIG_NET_VENDOR_STMICRO is not set # CONFIG_NET_VENDOR_SUN is not set CONFIG_NET_VENDOR_SYNOPSYS=y # CONFIG_DWC_XLGMAC is not set # CONFIG_NET_VENDOR_TEHUTI is not set CONFIG_NET_VENDOR_TI=y # CONFIG_TI_CPSW_PHY_SEL is not set # CONFIG_TI_CPSW_ALE is not set CONFIG_TLAN=m # CONFIG_NET_VENDOR_VIA is not set # CONFIG_NET_VENDOR_WIZNET is not set # CONFIG_FDDI is not set # CONFIG_HIPPI is not set # CONFIG_NET_SB1000 is not set CONFIG_MDIO_DEVICE=y CONFIG_MDIO_BUS=y # CONFIG_MDIO_BCM_UNIMAC is not set CONFIG_MDIO_BITBANG=m # CONFIG_MDIO_GPIO is not set # CONFIG_MDIO_MSCC_MIIM is not set # CONFIG_MDIO_THUNDER is not set CONFIG_PHYLIB=y CONFIG_SWPHY=y # CONFIG_LED_TRIGGER_PHY is not set # # MII PHY device drivers # CONFIG_AMD_PHY=m # CONFIG_AQUANTIA_PHY is not set # CONFIG_ASIX_PHY is not set CONFIG_AT803X_PHY=m # CONFIG_BCM7XXX_PHY is not set CONFIG_BCM87XX_PHY=m CONFIG_BCM_NET_PHYLIB=m CONFIG_BROADCOM_PHY=m CONFIG_CICADA_PHY=m # CONFIG_CORTINA_PHY is not set CONFIG_DAVICOM_PHY=m # CONFIG_DP83822_PHY is not set # CONFIG_DP83TC811_PHY is not set # CONFIG_DP83848_PHY is not set # CONFIG_DP83867_PHY is not set CONFIG_FIXED_PHY=y CONFIG_ICPLUS_PHY=m # CONFIG_INTEL_XWAY_PHY is not set CONFIG_LSI_ET1011C_PHY=m CONFIG_LXT_PHY=m CONFIG_MARVELL_PHY=m # CONFIG_MARVELL_10G_PHY is not set CONFIG_MICREL_PHY=m # CONFIG_MICROCHIP_PHY is not set # CONFIG_MICROCHIP_T1_PHY is not set # CONFIG_MICROSEMI_PHY is not set CONFIG_NATIONAL_PHY=m CONFIG_QSEMI_PHY=m CONFIG_REALTEK_PHY=y # CONFIG_RENESAS_PHY is not set # CONFIG_ROCKCHIP_PHY is not set CONFIG_SMSC_PHY=m CONFIG_STE10XP=m # CONFIG_TERANETICS_PHY is not set CONFIG_VITESSE_PHY=m # CONFIG_XILINX_GMII2RGMII is not set # CONFIG_MICREL_KS8995MA is not set # CONFIG_PLIP is not set CONFIG_PPP=m CONFIG_PPP_BSDCOMP=m CONFIG_PPP_DEFLATE=m CONFIG_PPP_FILTER=y CONFIG_PPP_MPPE=m CONFIG_PPP_MULTILINK=y CONFIG_PPPOATM=m CONFIG_PPPOE=m CONFIG_PPTP=m CONFIG_PPPOL2TP=m CONFIG_PPP_ASYNC=m CONFIG_PPP_SYNC_TTY=m CONFIG_SLIP=m CONFIG_SLHC=m CONFIG_SLIP_COMPRESSED=y CONFIG_SLIP_SMART=y # CONFIG_SLIP_MODE_SLIP6 is not set CONFIG_USB_NET_DRIVERS=y CONFIG_USB_CATC=y CONFIG_USB_KAWETH=y CONFIG_USB_PEGASUS=y CONFIG_USB_RTL8150=y CONFIG_USB_RTL8152=m # CONFIG_USB_LAN78XX is not set CONFIG_USB_USBNET=y CONFIG_USB_NET_AX8817X=y CONFIG_USB_NET_AX88179_178A=m CONFIG_USB_NET_CDCETHER=y CONFIG_USB_NET_CDC_EEM=y CONFIG_USB_NET_CDC_NCM=m CONFIG_USB_NET_HUAWEI_CDC_NCM=m CONFIG_USB_NET_CDC_MBIM=m CONFIG_USB_NET_DM9601=y # CONFIG_USB_NET_SR9700 is not set # CONFIG_USB_NET_SR9800 is not set CONFIG_USB_NET_SMSC75XX=y CONFIG_USB_NET_SMSC95XX=y CONFIG_USB_NET_GL620A=y CONFIG_USB_NET_NET1080=y CONFIG_USB_NET_PLUSB=y CONFIG_USB_NET_MCS7830=y CONFIG_USB_NET_RNDIS_HOST=y CONFIG_USB_NET_CDC_SUBSET_ENABLE=y CONFIG_USB_NET_CDC_SUBSET=y CONFIG_USB_ALI_M5632=y CONFIG_USB_AN2720=y CONFIG_USB_BELKIN=y CONFIG_USB_ARMLINUX=y CONFIG_USB_EPSON2888=y CONFIG_USB_KC2190=y CONFIG_USB_NET_ZAURUS=y CONFIG_USB_NET_CX82310_ETH=m CONFIG_USB_NET_KALMIA=m CONFIG_USB_NET_QMI_WWAN=m CONFIG_USB_HSO=m CONFIG_USB_NET_INT51X1=y CONFIG_USB_IPHETH=y CONFIG_USB_SIERRA_NET=y CONFIG_USB_VL600=m # CONFIG_USB_NET_CH9200 is not set # CONFIG_USB_NET_AQC111 is not set CONFIG_WLAN=y # CONFIG_WIRELESS_WDS is not set CONFIG_WLAN_VENDOR_ADMTEK=y # CONFIG_ADM8211 is not set CONFIG_ATH_COMMON=m CONFIG_WLAN_VENDOR_ATH=y # CONFIG_ATH_DEBUG is not set # CONFIG_ATH5K is not set # CONFIG_ATH5K_PCI is not set CONFIG_ATH9K_HW=m CONFIG_ATH9K_COMMON=m CONFIG_ATH9K_BTCOEX_SUPPORT=y # CONFIG_ATH9K is not set CONFIG_ATH9K_HTC=m # CONFIG_ATH9K_HTC_DEBUGFS is not set # CONFIG_CARL9170 is not set # CONFIG_ATH6KL is not set # CONFIG_AR5523 is not set # CONFIG_WIL6210 is not set # CONFIG_ATH10K is not set # CONFIG_WCN36XX is not set CONFIG_WLAN_VENDOR_ATMEL=y # CONFIG_ATMEL is not set # CONFIG_AT76C50X_USB is not set CONFIG_WLAN_VENDOR_BROADCOM=y # CONFIG_B43 is not set # CONFIG_B43LEGACY is not set # CONFIG_BRCMSMAC is not set # CONFIG_BRCMFMAC is not set CONFIG_WLAN_VENDOR_CISCO=y # CONFIG_AIRO is not set CONFIG_WLAN_VENDOR_INTEL=y # CONFIG_IPW2100 is not set # CONFIG_IPW2200 is not set CONFIG_IWLEGACY=m CONFIG_IWL4965=m CONFIG_IWL3945=m # # iwl3945 / iwl4965 Debugging Options # CONFIG_IWLEGACY_DEBUG=y CONFIG_IWLEGACY_DEBUGFS=y CONFIG_IWLWIFI=m CONFIG_IWLWIFI_LEDS=y CONFIG_IWLDVM=m CONFIG_IWLMVM=m CONFIG_IWLWIFI_OPMODE_MODULAR=y # CONFIG_IWLWIFI_BCAST_FILTERING is not set # CONFIG_IWLWIFI_PCIE_RTPM is not set # # Debugging Options # # CONFIG_IWLWIFI_DEBUG is not set CONFIG_IWLWIFI_DEBUGFS=y # CONFIG_IWLWIFI_DEVICE_TRACING is not set CONFIG_WLAN_VENDOR_INTERSIL=y # CONFIG_HOSTAP is not set # CONFIG_HERMES is not set # CONFIG_P54_COMMON is not set # CONFIG_PRISM54 is not set CONFIG_WLAN_VENDOR_MARVELL=y # CONFIG_LIBERTAS is not set # CONFIG_LIBERTAS_THINFIRM is not set # CONFIG_MWIFIEX is not set # CONFIG_MWL8K is not set CONFIG_WLAN_VENDOR_MEDIATEK=y # CONFIG_MT7601U is not set # CONFIG_MT76x0U is not set # CONFIG_MT76x0E is not set # CONFIG_MT76x2E is not set # CONFIG_MT76x2U is not set # CONFIG_MT7603E is not set CONFIG_WLAN_VENDOR_RALINK=y # CONFIG_RT2X00 is not set CONFIG_WLAN_VENDOR_REALTEK=y # CONFIG_RTL8180 is not set # CONFIG_RTL8187 is not set # CONFIG_RTL_CARDS is not set # CONFIG_RTL8XXXU is not set CONFIG_WLAN_VENDOR_RSI=y # CONFIG_RSI_91X is not set CONFIG_WLAN_VENDOR_ST=y # CONFIG_CW1200 is not set CONFIG_WLAN_VENDOR_TI=y # CONFIG_WL1251 is not set # CONFIG_WL12XX is not set # CONFIG_WL18XX is not set # CONFIG_WLCORE is not set CONFIG_WLAN_VENDOR_ZYDAS=y # CONFIG_USB_ZD1201 is not set # CONFIG_ZD1211RW is not set CONFIG_WLAN_VENDOR_QUANTENNA=y # CONFIG_QTNFMAC_PCIE is not set CONFIG_MAC80211_HWSIM=m # CONFIG_USB_NET_RNDIS_WLAN is not set # CONFIG_VIRT_WIFI is not set # # Enable WiMAX (Networking options) to see the WiMAX drivers # CONFIG_WAN=y # CONFIG_LANMEDIA is not set CONFIG_HDLC=m CONFIG_HDLC_RAW=m # CONFIG_HDLC_RAW_ETH is not set CONFIG_HDLC_CISCO=m CONFIG_HDLC_FR=m CONFIG_HDLC_PPP=m # # X.25/LAPB support is disabled # # CONFIG_PCI200SYN is not set # CONFIG_WANXL is not set # CONFIG_PC300TOO is not set # CONFIG_FARSYNC is not set # CONFIG_DSCC4 is not set CONFIG_DLCI=m CONFIG_DLCI_MAX=8 # CONFIG_SBNI is not set CONFIG_IEEE802154_DRIVERS=m CONFIG_IEEE802154_FAKELB=m # CONFIG_IEEE802154_AT86RF230 is not set # CONFIG_IEEE802154_MRF24J40 is not set # CONFIG_IEEE802154_CC2520 is not set # CONFIG_IEEE802154_ATUSB is not set # CONFIG_IEEE802154_ADF7242 is not set # CONFIG_IEEE802154_CA8210 is not set # CONFIG_IEEE802154_MCR20A is not set # CONFIG_IEEE802154_HWSIM is not set CONFIG_XEN_NETDEV_FRONTEND=m CONFIG_VMXNET3=m CONFIG_FUJITSU_ES=m CONFIG_THUNDERBOLT_NET=m CONFIG_HYPERV_NET=m CONFIG_NETDEVSIM=m CONFIG_NET_FAILOVER=m CONFIG_ISDN=y CONFIG_ISDN_I4L=m CONFIG_ISDN_PPP=y CONFIG_ISDN_PPP_VJ=y CONFIG_ISDN_MPP=y CONFIG_IPPP_FILTER=y # CONFIG_ISDN_PPP_BSDCOMP is not set CONFIG_ISDN_AUDIO=y CONFIG_ISDN_TTY_FAX=y # # ISDN feature submodules # CONFIG_ISDN_DIVERSION=m # # ISDN4Linux hardware drivers # # # Passive cards # CONFIG_ISDN_DRV_HISAX=m # # D-channel protocol features # CONFIG_HISAX_EURO=y CONFIG_DE_AOC=y CONFIG_HISAX_NO_SENDCOMPLETE=y CONFIG_HISAX_NO_LLC=y CONFIG_HISAX_NO_KEYPAD=y CONFIG_HISAX_1TR6=y CONFIG_HISAX_NI1=y CONFIG_HISAX_MAX_CARDS=8 # # HiSax supported cards # CONFIG_HISAX_16_3=y CONFIG_HISAX_TELESPCI=y CONFIG_HISAX_S0BOX=y CONFIG_HISAX_FRITZPCI=y CONFIG_HISAX_AVM_A1_PCMCIA=y CONFIG_HISAX_ELSA=y CONFIG_HISAX_DIEHLDIVA=y CONFIG_HISAX_SEDLBAUER=y CONFIG_HISAX_NETJET=y CONFIG_HISAX_NETJET_U=y CONFIG_HISAX_NICCY=y CONFIG_HISAX_BKM_A4T=y CONFIG_HISAX_SCT_QUADRO=y CONFIG_HISAX_GAZEL=y CONFIG_HISAX_HFC_PCI=y CONFIG_HISAX_W6692=y CONFIG_HISAX_HFC_SX=y CONFIG_HISAX_ENTERNOW_PCI=y # CONFIG_HISAX_DEBUG is not set # # HiSax PCMCIA card service modules # # # HiSax sub driver modules # CONFIG_HISAX_ST5481=m # CONFIG_HISAX_HFCUSB is not set CONFIG_HISAX_HFC4S8S=m CONFIG_HISAX_FRITZ_PCIPNP=m CONFIG_ISDN_CAPI=m # CONFIG_CAPI_TRACE is not set CONFIG_ISDN_CAPI_CAPI20=m CONFIG_ISDN_CAPI_MIDDLEWARE=y CONFIG_ISDN_CAPI_CAPIDRV=m # CONFIG_ISDN_CAPI_CAPIDRV_VERBOSE is not set # # CAPI hardware drivers # CONFIG_CAPI_AVM=y CONFIG_ISDN_DRV_AVMB1_B1PCI=m CONFIG_ISDN_DRV_AVMB1_B1PCIV4=y CONFIG_ISDN_DRV_AVMB1_T1PCI=m CONFIG_ISDN_DRV_AVMB1_C4=m CONFIG_ISDN_DRV_GIGASET=m CONFIG_GIGASET_CAPI=y CONFIG_GIGASET_BASE=m CONFIG_GIGASET_M105=m CONFIG_GIGASET_M101=m # CONFIG_GIGASET_DEBUG is not set CONFIG_HYSDN=m CONFIG_HYSDN_CAPI=y CONFIG_MISDN=m CONFIG_MISDN_DSP=m CONFIG_MISDN_L1OIP=m # # mISDN hardware drivers # CONFIG_MISDN_HFCPCI=m CONFIG_MISDN_HFCMULTI=m CONFIG_MISDN_HFCUSB=m CONFIG_MISDN_AVMFRITZ=m CONFIG_MISDN_SPEEDFAX=m CONFIG_MISDN_INFINEON=m CONFIG_MISDN_W6692=m CONFIG_MISDN_NETJET=m CONFIG_MISDN_IPAC=m CONFIG_MISDN_ISAR=m CONFIG_ISDN_HDLC=m # CONFIG_NVM is not set # # Input device support # CONFIG_INPUT=y CONFIG_INPUT_LEDS=y CONFIG_INPUT_FF_MEMLESS=y CONFIG_INPUT_POLLDEV=m CONFIG_INPUT_SPARSEKMAP=m # CONFIG_INPUT_MATRIXKMAP is not set # # Userland interfaces # CONFIG_INPUT_MOUSEDEV=y # CONFIG_INPUT_MOUSEDEV_PSAUX is not set CONFIG_INPUT_MOUSEDEV_SCREEN_X=1024 CONFIG_INPUT_MOUSEDEV_SCREEN_Y=768 CONFIG_INPUT_JOYDEV=m CONFIG_INPUT_EVDEV=y # CONFIG_INPUT_EVBUG is not set # # Input Device Drivers # CONFIG_INPUT_KEYBOARD=y # CONFIG_KEYBOARD_ADC is not set # CONFIG_KEYBOARD_ADP5588 is not set # CONFIG_KEYBOARD_ADP5589 is not set CONFIG_KEYBOARD_ATKBD=y # CONFIG_KEYBOARD_QT1070 is not set # CONFIG_KEYBOARD_QT2160 is not set # CONFIG_KEYBOARD_DLINK_DIR685 is not set # CONFIG_KEYBOARD_LKKBD is not set # CONFIG_KEYBOARD_GPIO is not set # CONFIG_KEYBOARD_GPIO_POLLED is not set # CONFIG_KEYBOARD_TCA6416 is not set # CONFIG_KEYBOARD_TCA8418 is not set # CONFIG_KEYBOARD_MATRIX is not set # CONFIG_KEYBOARD_LM8323 is not set # CONFIG_KEYBOARD_LM8333 is not set # CONFIG_KEYBOARD_MAX7359 is not set # CONFIG_KEYBOARD_MCS is not set # CONFIG_KEYBOARD_MPR121 is not set # CONFIG_KEYBOARD_NEWTON is not set # CONFIG_KEYBOARD_OPENCORES is not set # CONFIG_KEYBOARD_SAMSUNG is not set # CONFIG_KEYBOARD_STOWAWAY is not set # CONFIG_KEYBOARD_SUNKBD is not set # CONFIG_KEYBOARD_TM2_TOUCHKEY is not set # CONFIG_KEYBOARD_XTKBD is not set CONFIG_INPUT_MOUSE=y CONFIG_MOUSE_PS2=y CONFIG_MOUSE_PS2_ALPS=y CONFIG_MOUSE_PS2_BYD=y CONFIG_MOUSE_PS2_LOGIPS2PP=y CONFIG_MOUSE_PS2_SYNAPTICS=y CONFIG_MOUSE_PS2_SYNAPTICS_SMBUS=y CONFIG_MOUSE_PS2_CYPRESS=y CONFIG_MOUSE_PS2_LIFEBOOK=y CONFIG_MOUSE_PS2_TRACKPOINT=y CONFIG_MOUSE_PS2_ELANTECH=y CONFIG_MOUSE_PS2_ELANTECH_SMBUS=y CONFIG_MOUSE_PS2_SENTELIC=y # CONFIG_MOUSE_PS2_TOUCHKIT is not set CONFIG_MOUSE_PS2_FOCALTECH=y CONFIG_MOUSE_PS2_VMMOUSE=y CONFIG_MOUSE_PS2_SMBUS=y CONFIG_MOUSE_SERIAL=m CONFIG_MOUSE_APPLETOUCH=m CONFIG_MOUSE_BCM5974=m CONFIG_MOUSE_CYAPA=m # CONFIG_MOUSE_ELAN_I2C is not set CONFIG_MOUSE_VSXXXAA=m # CONFIG_MOUSE_GPIO is not set CONFIG_MOUSE_SYNAPTICS_I2C=m CONFIG_MOUSE_SYNAPTICS_USB=m # CONFIG_INPUT_JOYSTICK is not set CONFIG_INPUT_TABLET=y CONFIG_TABLET_USB_ACECAD=m CONFIG_TABLET_USB_AIPTEK=m CONFIG_TABLET_USB_GTCO=m # CONFIG_TABLET_USB_HANWANG is not set CONFIG_TABLET_USB_KBTAB=m # CONFIG_TABLET_USB_PEGASUS is not set # CONFIG_TABLET_SERIAL_WACOM4 is not set CONFIG_INPUT_TOUCHSCREEN=y CONFIG_TOUCHSCREEN_PROPERTIES=y # CONFIG_TOUCHSCREEN_ADS7846 is not set # CONFIG_TOUCHSCREEN_AD7877 is not set # CONFIG_TOUCHSCREEN_AD7879 is not set # CONFIG_TOUCHSCREEN_ADC is not set # CONFIG_TOUCHSCREEN_ATMEL_MXT is not set # CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set # CONFIG_TOUCHSCREEN_BU21013 is not set # CONFIG_TOUCHSCREEN_BU21029 is not set # CONFIG_TOUCHSCREEN_CHIPONE_ICN8505 is not set # CONFIG_TOUCHSCREEN_CY8CTMG110 is not set # CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set # CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set # CONFIG_TOUCHSCREEN_DYNAPRO is not set # CONFIG_TOUCHSCREEN_HAMPSHIRE is not set # CONFIG_TOUCHSCREEN_EETI is not set # CONFIG_TOUCHSCREEN_EGALAX_SERIAL is not set # CONFIG_TOUCHSCREEN_EXC3000 is not set # CONFIG_TOUCHSCREEN_FUJITSU is not set # CONFIG_TOUCHSCREEN_GOODIX is not set # CONFIG_TOUCHSCREEN_HIDEEP is not set # CONFIG_TOUCHSCREEN_ILI210X is not set # CONFIG_TOUCHSCREEN_S6SY761 is not set # CONFIG_TOUCHSCREEN_GUNZE is not set # CONFIG_TOUCHSCREEN_EKTF2127 is not set # CONFIG_TOUCHSCREEN_ELAN is not set CONFIG_TOUCHSCREEN_ELO=m CONFIG_TOUCHSCREEN_WACOM_W8001=m CONFIG_TOUCHSCREEN_WACOM_I2C=m # CONFIG_TOUCHSCREEN_MAX11801 is not set # CONFIG_TOUCHSCREEN_MCS5000 is not set # CONFIG_TOUCHSCREEN_MMS114 is not set # CONFIG_TOUCHSCREEN_MELFAS_MIP4 is not set # CONFIG_TOUCHSCREEN_MTOUCH is not set # CONFIG_TOUCHSCREEN_INEXIO is not set # CONFIG_TOUCHSCREEN_MK712 is not set # CONFIG_TOUCHSCREEN_PENMOUNT is not set # CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set # CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set # CONFIG_TOUCHSCREEN_TOUCHWIN is not set # CONFIG_TOUCHSCREEN_PIXCIR is not set # CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set # CONFIG_TOUCHSCREEN_WM97XX is not set # CONFIG_TOUCHSCREEN_USB_COMPOSITE is not set # CONFIG_TOUCHSCREEN_TOUCHIT213 is not set # CONFIG_TOUCHSCREEN_TSC_SERIO is not set # CONFIG_TOUCHSCREEN_TSC2004 is not set # CONFIG_TOUCHSCREEN_TSC2005 is not set # CONFIG_TOUCHSCREEN_TSC2007 is not set # CONFIG_TOUCHSCREEN_RM_TS is not set # CONFIG_TOUCHSCREEN_SILEAD is not set # CONFIG_TOUCHSCREEN_SIS_I2C is not set # CONFIG_TOUCHSCREEN_ST1232 is not set # CONFIG_TOUCHSCREEN_STMFTS is not set # CONFIG_TOUCHSCREEN_SUR40 is not set # CONFIG_TOUCHSCREEN_SURFACE3_SPI is not set # CONFIG_TOUCHSCREEN_SX8654 is not set # CONFIG_TOUCHSCREEN_TPS6507X is not set # CONFIG_TOUCHSCREEN_ZET6223 is not set # CONFIG_TOUCHSCREEN_ZFORCE is not set # CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set CONFIG_INPUT_MISC=y # CONFIG_INPUT_AD714X is not set # CONFIG_INPUT_BMA150 is not set # CONFIG_INPUT_E3X0_BUTTON is not set # CONFIG_INPUT_MSM_VIBRATOR is not set CONFIG_INPUT_PCSPKR=m # CONFIG_INPUT_MMA8450 is not set CONFIG_INPUT_APANEL=m CONFIG_INPUT_GP2A=m # CONFIG_INPUT_GPIO_BEEPER is not set # CONFIG_INPUT_GPIO_DECODER is not set CONFIG_INPUT_ATLAS_BTNS=m CONFIG_INPUT_ATI_REMOTE2=m CONFIG_INPUT_KEYSPAN_REMOTE=m # CONFIG_INPUT_KXTJ9 is not set CONFIG_INPUT_POWERMATE=m CONFIG_INPUT_YEALINK=m CONFIG_INPUT_CM109=m CONFIG_INPUT_UINPUT=m # CONFIG_INPUT_PCF8574 is not set # CONFIG_INPUT_PWM_BEEPER is not set # CONFIG_INPUT_PWM_VIBRA is not set CONFIG_INPUT_GPIO_ROTARY_ENCODER=m # CONFIG_INPUT_ADXL34X is not set # CONFIG_INPUT_IMS_PCU is not set # CONFIG_INPUT_CMA3000 is not set CONFIG_INPUT_XEN_KBDDEV_FRONTEND=m # CONFIG_INPUT_IDEAPAD_SLIDEBAR is not set # CONFIG_INPUT_DRV260X_HAPTICS is not set # CONFIG_INPUT_DRV2665_HAPTICS is not set # CONFIG_INPUT_DRV2667_HAPTICS is not set CONFIG_RMI4_CORE=m # CONFIG_RMI4_I2C is not set # CONFIG_RMI4_SPI is not set CONFIG_RMI4_SMB=m CONFIG_RMI4_F03=y CONFIG_RMI4_F03_SERIO=m CONFIG_RMI4_2D_SENSOR=y CONFIG_RMI4_F11=y CONFIG_RMI4_F12=y CONFIG_RMI4_F30=y # CONFIG_RMI4_F34 is not set # CONFIG_RMI4_F54 is not set # CONFIG_RMI4_F55 is not set # # Hardware I/O ports # CONFIG_SERIO=y CONFIG_ARCH_MIGHT_HAVE_PC_SERIO=y CONFIG_SERIO_I8042=y CONFIG_SERIO_SERPORT=y # CONFIG_SERIO_CT82C710 is not set # CONFIG_SERIO_PARKBD is not set # CONFIG_SERIO_PCIPS2 is not set CONFIG_SERIO_LIBPS2=y CONFIG_SERIO_RAW=m CONFIG_SERIO_ALTERA_PS2=m # CONFIG_SERIO_PS2MULT is not set CONFIG_SERIO_ARC_PS2=m # CONFIG_SERIO_OLPC_APSP is not set CONFIG_HYPERV_KEYBOARD=m # CONFIG_SERIO_GPIO_PS2 is not set # CONFIG_USERIO is not set # CONFIG_GAMEPORT is not set # # Character devices # CONFIG_TTY=y CONFIG_VT=y CONFIG_CONSOLE_TRANSLATIONS=y CONFIG_VT_CONSOLE=y CONFIG_VT_CONSOLE_SLEEP=y CONFIG_HW_CONSOLE=y CONFIG_VT_HW_CONSOLE_BINDING=y CONFIG_UNIX98_PTYS=y # CONFIG_LEGACY_PTYS is not set CONFIG_SERIAL_NONSTANDARD=y # CONFIG_ROCKETPORT is not set CONFIG_CYCLADES=m # CONFIG_CYZ_INTR is not set # CONFIG_MOXA_INTELLIO is not set # CONFIG_MOXA_SMARTIO is not set CONFIG_SYNCLINK=m CONFIG_SYNCLINKMP=m CONFIG_SYNCLINK_GT=m CONFIG_NOZOMI=m # CONFIG_ISI is not set CONFIG_N_HDLC=m CONFIG_N_GSM=m # CONFIG_TRACE_SINK is not set CONFIG_LDISC_AUTOLOAD=y CONFIG_DEVMEM=y # CONFIG_DEVKMEM is not set # # Serial drivers # CONFIG_SERIAL_EARLYCON=y CONFIG_SERIAL_8250=y # CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set CONFIG_SERIAL_8250_PNP=y # CONFIG_SERIAL_8250_FINTEK is not set CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_8250_DMA=y CONFIG_SERIAL_8250_PCI=y CONFIG_SERIAL_8250_EXAR=y CONFIG_SERIAL_8250_NR_UARTS=32 CONFIG_SERIAL_8250_RUNTIME_UARTS=4 CONFIG_SERIAL_8250_EXTENDED=y CONFIG_SERIAL_8250_MANY_PORTS=y CONFIG_SERIAL_8250_SHARE_IRQ=y # CONFIG_SERIAL_8250_DETECT_IRQ is not set CONFIG_SERIAL_8250_RSA=y CONFIG_SERIAL_8250_DW=y # CONFIG_SERIAL_8250_RT288X is not set CONFIG_SERIAL_8250_LPSS=y CONFIG_SERIAL_8250_MID=y # CONFIG_SERIAL_8250_MOXA is not set # # Non-8250 serial port support # # CONFIG_SERIAL_MAX3100 is not set # CONFIG_SERIAL_MAX310X is not set # CONFIG_SERIAL_UARTLITE is not set CONFIG_SERIAL_CORE=y CONFIG_SERIAL_CORE_CONSOLE=y CONFIG_SERIAL_JSM=m # CONFIG_SERIAL_SCCNXP is not set # CONFIG_SERIAL_SC16IS7XX is not set # CONFIG_SERIAL_ALTERA_JTAGUART is not set # CONFIG_SERIAL_ALTERA_UART is not set # CONFIG_SERIAL_IFX6X60 is not set CONFIG_SERIAL_ARC=m CONFIG_SERIAL_ARC_NR_PORTS=1 # CONFIG_SERIAL_RP2 is not set # CONFIG_SERIAL_FSL_LPUART is not set # CONFIG_SERIAL_DEV_BUS is not set # CONFIG_TTY_PRINTK is not set CONFIG_PRINTER=m # CONFIG_LP_CONSOLE is not set CONFIG_PPDEV=m CONFIG_HVC_DRIVER=y CONFIG_HVC_IRQ=y CONFIG_HVC_XEN=y CONFIG_HVC_XEN_FRONTEND=y CONFIG_VIRTIO_CONSOLE=y CONFIG_IPMI_HANDLER=m CONFIG_IPMI_DMI_DECODE=y CONFIG_IPMI_PLAT_DATA=y # CONFIG_IPMI_PANIC_EVENT is not set CONFIG_IPMI_DEVICE_INTERFACE=m CONFIG_IPMI_SI=m CONFIG_IPMI_SSIF=m CONFIG_IPMI_WATCHDOG=m CONFIG_IPMI_POWEROFF=m CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_TIMERIOMEM=m CONFIG_HW_RANDOM_INTEL=m CONFIG_HW_RANDOM_AMD=m CONFIG_HW_RANDOM_VIA=m CONFIG_HW_RANDOM_VIRTIO=y CONFIG_NVRAM=y # CONFIG_APPLICOM is not set # CONFIG_MWAVE is not set CONFIG_RAW_DRIVER=y CONFIG_MAX_RAW_DEVS=8192 CONFIG_HPET=y CONFIG_HPET_MMAP=y # CONFIG_HPET_MMAP_DEFAULT is not set CONFIG_HANGCHECK_TIMER=m CONFIG_UV_MMTIMER=m CONFIG_TCG_TPM=y CONFIG_HW_RANDOM_TPM=y CONFIG_TCG_TIS_CORE=y CONFIG_TCG_TIS=y # CONFIG_TCG_TIS_SPI is not set CONFIG_TCG_TIS_I2C_ATMEL=m CONFIG_TCG_TIS_I2C_INFINEON=m CONFIG_TCG_TIS_I2C_NUVOTON=m CONFIG_TCG_NSC=m CONFIG_TCG_ATMEL=m CONFIG_TCG_INFINEON=m # CONFIG_TCG_XEN is not set CONFIG_TCG_CRB=y # CONFIG_TCG_VTPM_PROXY is not set CONFIG_TCG_TIS_ST33ZP24=m CONFIG_TCG_TIS_ST33ZP24_I2C=m # CONFIG_TCG_TIS_ST33ZP24_SPI is not set CONFIG_TELCLOCK=m CONFIG_DEVPORT=y # CONFIG_XILLYBUS is not set # CONFIG_RANDOM_TRUST_CPU is not set # # I2C support # CONFIG_I2C=y CONFIG_ACPI_I2C_OPREGION=y CONFIG_I2C_BOARDINFO=y CONFIG_I2C_COMPAT=y CONFIG_I2C_CHARDEV=m CONFIG_I2C_MUX=m # # Multiplexer I2C Chip support # # CONFIG_I2C_MUX_GPIO is not set # CONFIG_I2C_MUX_LTC4306 is not set # CONFIG_I2C_MUX_PCA9541 is not set # CONFIG_I2C_MUX_PCA954x is not set # CONFIG_I2C_MUX_REG is not set # CONFIG_I2C_MUX_MLXCPLD is not set CONFIG_I2C_HELPER_AUTO=y CONFIG_I2C_SMBUS=m CONFIG_I2C_ALGOBIT=y CONFIG_I2C_ALGOPCA=m # # I2C Hardware Bus support # # # PC SMBus host controller drivers # # CONFIG_I2C_ALI1535 is not set # CONFIG_I2C_ALI1563 is not set # CONFIG_I2C_ALI15X3 is not set CONFIG_I2C_AMD756=m CONFIG_I2C_AMD756_S4882=m CONFIG_I2C_AMD8111=m CONFIG_I2C_I801=m CONFIG_I2C_ISCH=m CONFIG_I2C_ISMT=m CONFIG_I2C_PIIX4=m CONFIG_I2C_NFORCE2=m CONFIG_I2C_NFORCE2_S4985=m # CONFIG_I2C_NVIDIA_GPU is not set # CONFIG_I2C_SIS5595 is not set # CONFIG_I2C_SIS630 is not set CONFIG_I2C_SIS96X=m CONFIG_I2C_VIA=m CONFIG_I2C_VIAPRO=m # # ACPI drivers # CONFIG_I2C_SCMI=m # # I2C system bus drivers (mostly embedded / system-on-chip) # # CONFIG_I2C_CBUS_GPIO is not set CONFIG_I2C_DESIGNWARE_CORE=m CONFIG_I2C_DESIGNWARE_PLATFORM=m # CONFIG_I2C_DESIGNWARE_SLAVE is not set # CONFIG_I2C_DESIGNWARE_PCI is not set # CONFIG_I2C_DESIGNWARE_BAYTRAIL is not set # CONFIG_I2C_EMEV2 is not set # CONFIG_I2C_GPIO is not set # CONFIG_I2C_OCORES is not set CONFIG_I2C_PCA_PLATFORM=m CONFIG_I2C_SIMTEC=m # CONFIG_I2C_XILINX is not set # # External I2C/SMBus adapter drivers # CONFIG_I2C_DIOLAN_U2C=m CONFIG_I2C_PARPORT=m CONFIG_I2C_PARPORT_LIGHT=m # CONFIG_I2C_ROBOTFUZZ_OSIF is not set # CONFIG_I2C_TAOS_EVM is not set CONFIG_I2C_TINY_USB=m CONFIG_I2C_VIPERBOARD=m # # Other I2C/SMBus bus drivers # # CONFIG_I2C_MLXCPLD is not set CONFIG_I2C_STUB=m # CONFIG_I2C_SLAVE is not set # CONFIG_I2C_DEBUG_CORE is not set # CONFIG_I2C_DEBUG_ALGO is not set # CONFIG_I2C_DEBUG_BUS is not set # CONFIG_I3C is not set CONFIG_SPI=y # CONFIG_SPI_DEBUG is not set CONFIG_SPI_MASTER=y # CONFIG_SPI_MEM is not set # # SPI Master Controller Drivers # # CONFIG_SPI_ALTERA is not set # CONFIG_SPI_AXI_SPI_ENGINE is not set # CONFIG_SPI_BITBANG is not set # CONFIG_SPI_BUTTERFLY is not set # CONFIG_SPI_CADENCE is not set # CONFIG_SPI_DESIGNWARE is not set # CONFIG_SPI_NXP_FLEXSPI is not set # CONFIG_SPI_GPIO is not set # CONFIG_SPI_LM70_LLP is not set # CONFIG_SPI_OC_TINY is not set # CONFIG_SPI_PXA2XX is not set # CONFIG_SPI_ROCKCHIP is not set # CONFIG_SPI_SC18IS602 is not set # CONFIG_SPI_SIFIVE is not set # CONFIG_SPI_MXIC is not set # CONFIG_SPI_XCOMM is not set # CONFIG_SPI_XILINX is not set # CONFIG_SPI_ZYNQMP_GQSPI is not set # # SPI Protocol Masters # # CONFIG_SPI_SPIDEV is not set # CONFIG_SPI_LOOPBACK_TEST is not set # CONFIG_SPI_TLE62X0 is not set # CONFIG_SPI_SLAVE is not set # CONFIG_SPMI is not set # CONFIG_HSI is not set CONFIG_PPS=y # CONFIG_PPS_DEBUG is not set # # PPS clients support # # CONFIG_PPS_CLIENT_KTIMER is not set CONFIG_PPS_CLIENT_LDISC=m CONFIG_PPS_CLIENT_PARPORT=m CONFIG_PPS_CLIENT_GPIO=m # # PPS generators support # # # PTP clock support # CONFIG_PTP_1588_CLOCK=y CONFIG_DP83640_PHY=m CONFIG_PTP_1588_CLOCK_KVM=m CONFIG_PINCTRL=y CONFIG_PINMUX=y CONFIG_PINCONF=y CONFIG_GENERIC_PINCONF=y # CONFIG_DEBUG_PINCTRL is not set CONFIG_PINCTRL_AMD=m # CONFIG_PINCTRL_MCP23S08 is not set # CONFIG_PINCTRL_SX150X is not set CONFIG_PINCTRL_BAYTRAIL=y # CONFIG_PINCTRL_CHERRYVIEW is not set CONFIG_PINCTRL_INTEL=m # CONFIG_PINCTRL_BROXTON is not set CONFIG_PINCTRL_CANNONLAKE=m # CONFIG_PINCTRL_CEDARFORK is not set CONFIG_PINCTRL_DENVERTON=m CONFIG_PINCTRL_GEMINILAKE=m # CONFIG_PINCTRL_ICELAKE is not set CONFIG_PINCTRL_LEWISBURG=m CONFIG_PINCTRL_SUNRISEPOINT=m CONFIG_GPIOLIB=y CONFIG_GPIOLIB_FASTPATH_LIMIT=512 CONFIG_GPIO_ACPI=y CONFIG_GPIOLIB_IRQCHIP=y # CONFIG_DEBUG_GPIO is not set CONFIG_GPIO_SYSFS=y CONFIG_GPIO_GENERIC=m # # Memory mapped GPIO drivers # CONFIG_GPIO_AMDPT=m # CONFIG_GPIO_DWAPB is not set # CONFIG_GPIO_EXAR is not set # CONFIG_GPIO_GENERIC_PLATFORM is not set CONFIG_GPIO_ICH=m # CONFIG_GPIO_LYNXPOINT is not set # CONFIG_GPIO_MB86S7X is not set CONFIG_GPIO_MOCKUP=y # CONFIG_GPIO_VX855 is not set # CONFIG_GPIO_AMD_FCH is not set # # Port-mapped I/O GPIO drivers # # CONFIG_GPIO_F7188X is not set # CONFIG_GPIO_IT87 is not set # CONFIG_GPIO_SCH is not set # CONFIG_GPIO_SCH311X is not set # CONFIG_GPIO_WINBOND is not set # CONFIG_GPIO_WS16C48 is not set # # I2C GPIO expanders # # CONFIG_GPIO_ADP5588 is not set # CONFIG_GPIO_MAX7300 is not set # CONFIG_GPIO_MAX732X is not set # CONFIG_GPIO_PCA953X is not set # CONFIG_GPIO_PCF857X is not set # CONFIG_GPIO_TPIC2810 is not set # # MFD GPIO expanders # # # PCI GPIO expanders # # CONFIG_GPIO_AMD8111 is not set # CONFIG_GPIO_ML_IOH is not set # CONFIG_GPIO_PCI_IDIO_16 is not set # CONFIG_GPIO_PCIE_IDIO_24 is not set # CONFIG_GPIO_RDC321X is not set # # SPI GPIO expanders # # CONFIG_GPIO_MAX3191X is not set # CONFIG_GPIO_MAX7301 is not set # CONFIG_GPIO_MC33880 is not set # CONFIG_GPIO_PISOSR is not set # CONFIG_GPIO_XRA1403 is not set # # USB GPIO expanders # CONFIG_GPIO_VIPERBOARD=m # CONFIG_W1 is not set # CONFIG_POWER_AVS is not set CONFIG_POWER_RESET=y # CONFIG_POWER_RESET_RESTART is not set CONFIG_POWER_SUPPLY=y # CONFIG_POWER_SUPPLY_DEBUG is not set # CONFIG_PDA_POWER is not set # CONFIG_GENERIC_ADC_BATTERY is not set # CONFIG_TEST_POWER is not set # CONFIG_CHARGER_ADP5061 is not set # CONFIG_BATTERY_DS2780 is not set # CONFIG_BATTERY_DS2781 is not set # CONFIG_BATTERY_DS2782 is not set # CONFIG_BATTERY_SBS is not set # CONFIG_CHARGER_SBS is not set # CONFIG_MANAGER_SBS is not set # CONFIG_BATTERY_BQ27XXX is not set # CONFIG_BATTERY_MAX17040 is not set # CONFIG_BATTERY_MAX17042 is not set # CONFIG_CHARGER_MAX8903 is not set # CONFIG_CHARGER_LP8727 is not set # CONFIG_CHARGER_GPIO is not set # CONFIG_CHARGER_LTC3651 is not set # CONFIG_CHARGER_BQ2415X is not set # CONFIG_CHARGER_BQ24257 is not set # CONFIG_CHARGER_BQ24735 is not set # CONFIG_CHARGER_BQ25890 is not set CONFIG_CHARGER_SMB347=m # CONFIG_BATTERY_GAUGE_LTC2941 is not set # CONFIG_CHARGER_RT9455 is not set CONFIG_HWMON=y CONFIG_HWMON_VID=m # CONFIG_HWMON_DEBUG_CHIP is not set # # Native drivers # CONFIG_SENSORS_ABITUGURU=m CONFIG_SENSORS_ABITUGURU3=m # CONFIG_SENSORS_AD7314 is not set CONFIG_SENSORS_AD7414=m CONFIG_SENSORS_AD7418=m CONFIG_SENSORS_ADM1021=m CONFIG_SENSORS_ADM1025=m CONFIG_SENSORS_ADM1026=m CONFIG_SENSORS_ADM1029=m CONFIG_SENSORS_ADM1031=m CONFIG_SENSORS_ADM9240=m CONFIG_SENSORS_ADT7X10=m # CONFIG_SENSORS_ADT7310 is not set CONFIG_SENSORS_ADT7410=m CONFIG_SENSORS_ADT7411=m CONFIG_SENSORS_ADT7462=m CONFIG_SENSORS_ADT7470=m CONFIG_SENSORS_ADT7475=m CONFIG_SENSORS_ASC7621=m CONFIG_SENSORS_K8TEMP=m CONFIG_SENSORS_K10TEMP=m CONFIG_SENSORS_FAM15H_POWER=m CONFIG_SENSORS_APPLESMC=m CONFIG_SENSORS_ASB100=m # CONFIG_SENSORS_ASPEED is not set CONFIG_SENSORS_ATXP1=m CONFIG_SENSORS_DS620=m CONFIG_SENSORS_DS1621=m CONFIG_SENSORS_DELL_SMM=m CONFIG_SENSORS_I5K_AMB=m CONFIG_SENSORS_F71805F=m CONFIG_SENSORS_F71882FG=m CONFIG_SENSORS_F75375S=m CONFIG_SENSORS_FSCHMD=m # CONFIG_SENSORS_FTSTEUTATES is not set CONFIG_SENSORS_GL518SM=m CONFIG_SENSORS_GL520SM=m CONFIG_SENSORS_G760A=m # CONFIG_SENSORS_G762 is not set # CONFIG_SENSORS_HIH6130 is not set CONFIG_SENSORS_IBMAEM=m CONFIG_SENSORS_IBMPEX=m # CONFIG_SENSORS_IIO_HWMON is not set # CONFIG_SENSORS_I5500 is not set CONFIG_SENSORS_CORETEMP=m CONFIG_SENSORS_IT87=m CONFIG_SENSORS_JC42=m # CONFIG_SENSORS_POWR1220 is not set CONFIG_SENSORS_LINEAGE=m # CONFIG_SENSORS_LTC2945 is not set # CONFIG_SENSORS_LTC2990 is not set CONFIG_SENSORS_LTC4151=m CONFIG_SENSORS_LTC4215=m # CONFIG_SENSORS_LTC4222 is not set CONFIG_SENSORS_LTC4245=m # CONFIG_SENSORS_LTC4260 is not set CONFIG_SENSORS_LTC4261=m # CONFIG_SENSORS_MAX1111 is not set CONFIG_SENSORS_MAX16065=m CONFIG_SENSORS_MAX1619=m CONFIG_SENSORS_MAX1668=m CONFIG_SENSORS_MAX197=m # CONFIG_SENSORS_MAX31722 is not set # CONFIG_SENSORS_MAX6621 is not set CONFIG_SENSORS_MAX6639=m CONFIG_SENSORS_MAX6642=m CONFIG_SENSORS_MAX6650=m CONFIG_SENSORS_MAX6697=m # CONFIG_SENSORS_MAX31790 is not set CONFIG_SENSORS_MCP3021=m # CONFIG_SENSORS_TC654 is not set # CONFIG_SENSORS_ADCXX is not set CONFIG_SENSORS_LM63=m # CONFIG_SENSORS_LM70 is not set CONFIG_SENSORS_LM73=m CONFIG_SENSORS_LM75=m CONFIG_SENSORS_LM77=m CONFIG_SENSORS_LM78=m CONFIG_SENSORS_LM80=m CONFIG_SENSORS_LM83=m CONFIG_SENSORS_LM85=m CONFIG_SENSORS_LM87=m CONFIG_SENSORS_LM90=m CONFIG_SENSORS_LM92=m CONFIG_SENSORS_LM93=m CONFIG_SENSORS_LM95234=m CONFIG_SENSORS_LM95241=m CONFIG_SENSORS_LM95245=m CONFIG_SENSORS_PC87360=m CONFIG_SENSORS_PC87427=m CONFIG_SENSORS_NTC_THERMISTOR=m # CONFIG_SENSORS_NCT6683 is not set CONFIG_SENSORS_NCT6775=m # CONFIG_SENSORS_NCT7802 is not set # CONFIG_SENSORS_NCT7904 is not set # CONFIG_SENSORS_NPCM7XX is not set # CONFIG_SENSORS_OCC_P8_I2C is not set CONFIG_SENSORS_PCF8591=m CONFIG_PMBUS=m CONFIG_SENSORS_PMBUS=m CONFIG_SENSORS_ADM1275=m # CONFIG_SENSORS_IBM_CFFPS is not set # CONFIG_SENSORS_IR35221 is not set CONFIG_SENSORS_LM25066=m CONFIG_SENSORS_LTC2978=m # CONFIG_SENSORS_LTC3815 is not set CONFIG_SENSORS_MAX16064=m # CONFIG_SENSORS_MAX20751 is not set # CONFIG_SENSORS_MAX31785 is not set CONFIG_SENSORS_MAX34440=m CONFIG_SENSORS_MAX8688=m # CONFIG_SENSORS_TPS40422 is not set # CONFIG_SENSORS_TPS53679 is not set CONFIG_SENSORS_UCD9000=m CONFIG_SENSORS_UCD9200=m CONFIG_SENSORS_ZL6100=m CONFIG_SENSORS_SHT15=m CONFIG_SENSORS_SHT21=m # CONFIG_SENSORS_SHT3x is not set # CONFIG_SENSORS_SHTC1 is not set CONFIG_SENSORS_SIS5595=m CONFIG_SENSORS_DME1737=m CONFIG_SENSORS_EMC1403=m # CONFIG_SENSORS_EMC2103 is not set CONFIG_SENSORS_EMC6W201=m CONFIG_SENSORS_SMSC47M1=m CONFIG_SENSORS_SMSC47M192=m CONFIG_SENSORS_SMSC47B397=m CONFIG_SENSORS_SCH56XX_COMMON=m CONFIG_SENSORS_SCH5627=m CONFIG_SENSORS_SCH5636=m # CONFIG_SENSORS_STTS751 is not set # CONFIG_SENSORS_SMM665 is not set # CONFIG_SENSORS_ADC128D818 is not set CONFIG_SENSORS_ADS1015=m CONFIG_SENSORS_ADS7828=m # CONFIG_SENSORS_ADS7871 is not set CONFIG_SENSORS_AMC6821=m CONFIG_SENSORS_INA209=m CONFIG_SENSORS_INA2XX=m # CONFIG_SENSORS_INA3221 is not set # CONFIG_SENSORS_TC74 is not set CONFIG_SENSORS_THMC50=m CONFIG_SENSORS_TMP102=m # CONFIG_SENSORS_TMP103 is not set # CONFIG_SENSORS_TMP108 is not set CONFIG_SENSORS_TMP401=m CONFIG_SENSORS_TMP421=m CONFIG_SENSORS_VIA_CPUTEMP=m CONFIG_SENSORS_VIA686A=m CONFIG_SENSORS_VT1211=m CONFIG_SENSORS_VT8231=m # CONFIG_SENSORS_W83773G is not set CONFIG_SENSORS_W83781D=m CONFIG_SENSORS_W83791D=m CONFIG_SENSORS_W83792D=m CONFIG_SENSORS_W83793=m CONFIG_SENSORS_W83795=m # CONFIG_SENSORS_W83795_FANCTRL is not set CONFIG_SENSORS_W83L785TS=m CONFIG_SENSORS_W83L786NG=m CONFIG_SENSORS_W83627HF=m CONFIG_SENSORS_W83627EHF=m # CONFIG_SENSORS_XGENE is not set # # ACPI drivers # CONFIG_SENSORS_ACPI_POWER=m CONFIG_SENSORS_ATK0110=m CONFIG_THERMAL=y # CONFIG_THERMAL_STATISTICS is not set CONFIG_THERMAL_EMERGENCY_POWEROFF_DELAY_MS=0 CONFIG_THERMAL_HWMON=y CONFIG_THERMAL_WRITABLE_TRIPS=y CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE=y # CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set # CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set # CONFIG_THERMAL_DEFAULT_GOV_POWER_ALLOCATOR is not set CONFIG_THERMAL_GOV_FAIR_SHARE=y CONFIG_THERMAL_GOV_STEP_WISE=y CONFIG_THERMAL_GOV_BANG_BANG=y CONFIG_THERMAL_GOV_USER_SPACE=y # CONFIG_THERMAL_GOV_POWER_ALLOCATOR is not set # CONFIG_CLOCK_THERMAL is not set # CONFIG_DEVFREQ_THERMAL is not set # CONFIG_THERMAL_EMULATION is not set # # Intel thermal drivers # CONFIG_INTEL_POWERCLAMP=m CONFIG_X86_PKG_TEMP_THERMAL=m CONFIG_INTEL_SOC_DTS_IOSF_CORE=m # CONFIG_INTEL_SOC_DTS_THERMAL is not set # # ACPI INT340X thermal drivers # CONFIG_INT340X_THERMAL=m CONFIG_ACPI_THERMAL_REL=m # CONFIG_INT3406_THERMAL is not set # CONFIG_INTEL_PCH_THERMAL is not set # CONFIG_GENERIC_ADC_THERMAL is not set CONFIG_WATCHDOG=y CONFIG_WATCHDOG_CORE=y # CONFIG_WATCHDOG_NOWAYOUT is not set CONFIG_WATCHDOG_HANDLE_BOOT_ENABLED=y CONFIG_WATCHDOG_SYSFS=y # # Watchdog Device Drivers # CONFIG_SOFT_WATCHDOG=m CONFIG_WDAT_WDT=m # CONFIG_XILINX_WATCHDOG is not set # CONFIG_ZIIRAVE_WATCHDOG is not set # CONFIG_CADENCE_WATCHDOG is not set # CONFIG_DW_WATCHDOG is not set # CONFIG_MAX63XX_WATCHDOG is not set # CONFIG_ACQUIRE_WDT is not set # CONFIG_ADVANTECH_WDT is not set CONFIG_ALIM1535_WDT=m CONFIG_ALIM7101_WDT=m # CONFIG_EBC_C384_WDT is not set CONFIG_F71808E_WDT=m CONFIG_SP5100_TCO=m CONFIG_SBC_FITPC2_WATCHDOG=m # CONFIG_EUROTECH_WDT is not set CONFIG_IB700_WDT=m CONFIG_IBMASR=m # CONFIG_WAFER_WDT is not set CONFIG_I6300ESB_WDT=y CONFIG_IE6XX_WDT=m CONFIG_ITCO_WDT=y CONFIG_ITCO_VENDOR_SUPPORT=y CONFIG_IT8712F_WDT=m CONFIG_IT87_WDT=m CONFIG_HP_WATCHDOG=m CONFIG_HPWDT_NMI_DECODING=y # CONFIG_SC1200_WDT is not set # CONFIG_PC87413_WDT is not set CONFIG_NV_TCO=m # CONFIG_60XX_WDT is not set # CONFIG_CPU5_WDT is not set CONFIG_SMSC_SCH311X_WDT=m # CONFIG_SMSC37B787_WDT is not set # CONFIG_TQMX86_WDT is not set CONFIG_VIA_WDT=m CONFIG_W83627HF_WDT=m CONFIG_W83877F_WDT=m CONFIG_W83977F_WDT=m CONFIG_MACHZ_WDT=m # CONFIG_SBC_EPX_C3_WATCHDOG is not set CONFIG_INTEL_MEI_WDT=m # CONFIG_NI903X_WDT is not set # CONFIG_NIC7018_WDT is not set # CONFIG_MEN_A21_WDT is not set CONFIG_XEN_WDT=m # # PCI-based Watchdog Cards # CONFIG_PCIPCWATCHDOG=m CONFIG_WDTPCI=m # # USB-based Watchdog Cards # CONFIG_USBPCWATCHDOG=m # # Watchdog Pretimeout Governors # # CONFIG_WATCHDOG_PRETIMEOUT_GOV is not set CONFIG_SSB_POSSIBLE=y CONFIG_SSB=m CONFIG_SSB_SPROM=y CONFIG_SSB_PCIHOST_POSSIBLE=y CONFIG_SSB_PCIHOST=y CONFIG_SSB_SDIOHOST_POSSIBLE=y CONFIG_SSB_SDIOHOST=y CONFIG_SSB_DRIVER_PCICORE_POSSIBLE=y CONFIG_SSB_DRIVER_PCICORE=y CONFIG_SSB_DRIVER_GPIO=y CONFIG_BCMA_POSSIBLE=y CONFIG_BCMA=m CONFIG_BCMA_HOST_PCI_POSSIBLE=y CONFIG_BCMA_HOST_PCI=y # CONFIG_BCMA_HOST_SOC is not set CONFIG_BCMA_DRIVER_PCI=y CONFIG_BCMA_DRIVER_GMAC_CMN=y CONFIG_BCMA_DRIVER_GPIO=y # CONFIG_BCMA_DEBUG is not set # # Multifunction device drivers # CONFIG_MFD_CORE=y # CONFIG_MFD_AS3711 is not set # CONFIG_PMIC_ADP5520 is not set # CONFIG_MFD_AAT2870_CORE is not set # CONFIG_MFD_BCM590XX is not set # CONFIG_MFD_BD9571MWV is not set # CONFIG_MFD_AXP20X_I2C is not set # CONFIG_MFD_CROS_EC is not set # CONFIG_MFD_MADERA is not set # CONFIG_PMIC_DA903X is not set # CONFIG_MFD_DA9052_SPI is not set # CONFIG_MFD_DA9052_I2C is not set # CONFIG_MFD_DA9055 is not set # CONFIG_MFD_DA9062 is not set # CONFIG_MFD_DA9063 is not set # CONFIG_MFD_DA9150 is not set # CONFIG_MFD_DLN2 is not set # CONFIG_MFD_MC13XXX_SPI is not set # CONFIG_MFD_MC13XXX_I2C is not set # CONFIG_HTC_PASIC3 is not set # CONFIG_HTC_I2CPLD is not set # CONFIG_MFD_INTEL_QUARK_I2C_GPIO is not set CONFIG_LPC_ICH=m CONFIG_LPC_SCH=m # CONFIG_INTEL_SOC_PMIC_CHTDC_TI is not set CONFIG_MFD_INTEL_LPSS=y CONFIG_MFD_INTEL_LPSS_ACPI=y CONFIG_MFD_INTEL_LPSS_PCI=y # CONFIG_MFD_JANZ_CMODIO is not set # CONFIG_MFD_KEMPLD is not set # CONFIG_MFD_88PM800 is not set # CONFIG_MFD_88PM805 is not set # CONFIG_MFD_88PM860X is not set # CONFIG_MFD_MAX14577 is not set # CONFIG_MFD_MAX77693 is not set # CONFIG_MFD_MAX77843 is not set # CONFIG_MFD_MAX8907 is not set # CONFIG_MFD_MAX8925 is not set # CONFIG_MFD_MAX8997 is not set # CONFIG_MFD_MAX8998 is not set # CONFIG_MFD_MT6397 is not set # CONFIG_MFD_MENF21BMC is not set # CONFIG_EZX_PCAP is not set CONFIG_MFD_VIPERBOARD=m # CONFIG_MFD_RETU is not set # CONFIG_MFD_PCF50633 is not set # CONFIG_UCB1400_CORE is not set # CONFIG_MFD_RDC321X is not set # CONFIG_MFD_RT5033 is not set # CONFIG_MFD_RC5T583 is not set # CONFIG_MFD_SEC_CORE is not set # CONFIG_MFD_SI476X_CORE is not set CONFIG_MFD_SM501=m CONFIG_MFD_SM501_GPIO=y # CONFIG_MFD_SKY81452 is not set # CONFIG_MFD_SMSC is not set # CONFIG_ABX500_CORE is not set # CONFIG_MFD_SYSCON is not set # CONFIG_MFD_TI_AM335X_TSCADC is not set # CONFIG_MFD_LP3943 is not set # CONFIG_MFD_LP8788 is not set # CONFIG_MFD_TI_LMU is not set # CONFIG_MFD_PALMAS is not set # CONFIG_TPS6105X is not set # CONFIG_TPS65010 is not set # CONFIG_TPS6507X is not set # CONFIG_MFD_TPS65086 is not set # CONFIG_MFD_TPS65090 is not set # CONFIG_MFD_TI_LP873X is not set # CONFIG_MFD_TPS6586X is not set # CONFIG_MFD_TPS65910 is not set # CONFIG_MFD_TPS65912_I2C is not set # CONFIG_MFD_TPS65912_SPI is not set # CONFIG_MFD_TPS80031 is not set # CONFIG_TWL4030_CORE is not set # CONFIG_TWL6040_CORE is not set # CONFIG_MFD_WL1273_CORE is not set # CONFIG_MFD_LM3533 is not set # CONFIG_MFD_TQMX86 is not set CONFIG_MFD_VX855=m # CONFIG_MFD_ARIZONA_I2C is not set # CONFIG_MFD_ARIZONA_SPI is not set # CONFIG_MFD_WM8400 is not set # CONFIG_MFD_WM831X_I2C is not set # CONFIG_MFD_WM831X_SPI is not set # CONFIG_MFD_WM8350_I2C is not set # CONFIG_MFD_WM8994 is not set # CONFIG_REGULATOR is not set CONFIG_RC_CORE=m CONFIG_RC_MAP=m CONFIG_LIRC=y CONFIG_RC_DECODERS=y CONFIG_IR_NEC_DECODER=m CONFIG_IR_RC5_DECODER=m CONFIG_IR_RC6_DECODER=m CONFIG_IR_JVC_DECODER=m CONFIG_IR_SONY_DECODER=m CONFIG_IR_SANYO_DECODER=m CONFIG_IR_SHARP_DECODER=m CONFIG_IR_MCE_KBD_DECODER=m # CONFIG_IR_XMP_DECODER is not set # CONFIG_IR_IMON_DECODER is not set # CONFIG_IR_RCMM_DECODER is not set CONFIG_RC_DEVICES=y CONFIG_RC_ATI_REMOTE=m CONFIG_IR_ENE=m CONFIG_IR_IMON=m # CONFIG_IR_IMON_RAW is not set CONFIG_IR_MCEUSB=m CONFIG_IR_ITE_CIR=m CONFIG_IR_FINTEK=m CONFIG_IR_NUVOTON=m CONFIG_IR_REDRAT3=m CONFIG_IR_STREAMZAP=m CONFIG_IR_WINBOND_CIR=m # CONFIG_IR_IGORPLUGUSB is not set CONFIG_IR_IGUANA=m CONFIG_IR_TTUSBIR=m CONFIG_RC_LOOPBACK=m # CONFIG_IR_SERIAL is not set # CONFIG_IR_SIR is not set # CONFIG_RC_XBOX_DVD is not set CONFIG_MEDIA_SUPPORT=m # # Multimedia core support # CONFIG_MEDIA_CAMERA_SUPPORT=y CONFIG_MEDIA_ANALOG_TV_SUPPORT=y CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y CONFIG_MEDIA_RADIO_SUPPORT=y # CONFIG_MEDIA_SDR_SUPPORT is not set # CONFIG_MEDIA_CEC_SUPPORT is not set # CONFIG_MEDIA_CONTROLLER is not set CONFIG_VIDEO_DEV=m CONFIG_VIDEO_V4L2=m # CONFIG_VIDEO_ADV_DEBUG is not set # CONFIG_VIDEO_FIXED_MINOR_RANGES is not set CONFIG_VIDEO_TUNER=m CONFIG_VIDEOBUF_GEN=m CONFIG_VIDEOBUF_DMA_SG=m CONFIG_VIDEOBUF_VMALLOC=m CONFIG_DVB_CORE=m # CONFIG_DVB_MMAP is not set CONFIG_DVB_NET=y CONFIG_TTPCI_EEPROM=m CONFIG_DVB_MAX_ADAPTERS=8 CONFIG_DVB_DYNAMIC_MINORS=y # CONFIG_DVB_DEMUX_SECTION_LOSS_LOG is not set # CONFIG_DVB_ULE_DEBUG is not set # # Media drivers # CONFIG_MEDIA_USB_SUPPORT=y # # Webcam devices # CONFIG_USB_VIDEO_CLASS=m CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV=y CONFIG_USB_GSPCA=m CONFIG_USB_M5602=m CONFIG_USB_STV06XX=m CONFIG_USB_GL860=m CONFIG_USB_GSPCA_BENQ=m CONFIG_USB_GSPCA_CONEX=m CONFIG_USB_GSPCA_CPIA1=m # CONFIG_USB_GSPCA_DTCS033 is not set CONFIG_USB_GSPCA_ETOMS=m CONFIG_USB_GSPCA_FINEPIX=m CONFIG_USB_GSPCA_JEILINJ=m CONFIG_USB_GSPCA_JL2005BCD=m # CONFIG_USB_GSPCA_KINECT is not set CONFIG_USB_GSPCA_KONICA=m CONFIG_USB_GSPCA_MARS=m CONFIG_USB_GSPCA_MR97310A=m CONFIG_USB_GSPCA_NW80X=m CONFIG_USB_GSPCA_OV519=m CONFIG_USB_GSPCA_OV534=m CONFIG_USB_GSPCA_OV534_9=m CONFIG_USB_GSPCA_PAC207=m CONFIG_USB_GSPCA_PAC7302=m CONFIG_USB_GSPCA_PAC7311=m CONFIG_USB_GSPCA_SE401=m CONFIG_USB_GSPCA_SN9C2028=m CONFIG_USB_GSPCA_SN9C20X=m CONFIG_USB_GSPCA_SONIXB=m CONFIG_USB_GSPCA_SONIXJ=m CONFIG_USB_GSPCA_SPCA500=m CONFIG_USB_GSPCA_SPCA501=m CONFIG_USB_GSPCA_SPCA505=m CONFIG_USB_GSPCA_SPCA506=m CONFIG_USB_GSPCA_SPCA508=m CONFIG_USB_GSPCA_SPCA561=m CONFIG_USB_GSPCA_SPCA1528=m CONFIG_USB_GSPCA_SQ905=m CONFIG_USB_GSPCA_SQ905C=m CONFIG_USB_GSPCA_SQ930X=m CONFIG_USB_GSPCA_STK014=m # CONFIG_USB_GSPCA_STK1135 is not set CONFIG_USB_GSPCA_STV0680=m CONFIG_USB_GSPCA_SUNPLUS=m CONFIG_USB_GSPCA_T613=m CONFIG_USB_GSPCA_TOPRO=m # CONFIG_USB_GSPCA_TOUPTEK is not set CONFIG_USB_GSPCA_TV8532=m CONFIG_USB_GSPCA_VC032X=m CONFIG_USB_GSPCA_VICAM=m CONFIG_USB_GSPCA_XIRLINK_CIT=m CONFIG_USB_GSPCA_ZC3XX=m CONFIG_USB_PWC=m # CONFIG_USB_PWC_DEBUG is not set CONFIG_USB_PWC_INPUT_EVDEV=y # CONFIG_VIDEO_CPIA2 is not set CONFIG_USB_ZR364XX=m CONFIG_USB_STKWEBCAM=m CONFIG_USB_S2255=m # CONFIG_VIDEO_USBTV is not set # # Analog TV USB devices # CONFIG_VIDEO_PVRUSB2=m CONFIG_VIDEO_PVRUSB2_SYSFS=y CONFIG_VIDEO_PVRUSB2_DVB=y # CONFIG_VIDEO_PVRUSB2_DEBUGIFC is not set CONFIG_VIDEO_HDPVR=m CONFIG_VIDEO_USBVISION=m # CONFIG_VIDEO_STK1160_COMMON is not set # CONFIG_VIDEO_GO7007 is not set # # Analog/digital TV USB devices # CONFIG_VIDEO_AU0828=m CONFIG_VIDEO_AU0828_V4L2=y # CONFIG_VIDEO_AU0828_RC is not set CONFIG_VIDEO_CX231XX=m CONFIG_VIDEO_CX231XX_RC=y CONFIG_VIDEO_CX231XX_ALSA=m CONFIG_VIDEO_CX231XX_DVB=m CONFIG_VIDEO_TM6000=m CONFIG_VIDEO_TM6000_ALSA=m CONFIG_VIDEO_TM6000_DVB=m # # Digital TV USB devices # CONFIG_DVB_USB=m # CONFIG_DVB_USB_DEBUG is not set CONFIG_DVB_USB_DIB3000MC=m CONFIG_DVB_USB_A800=m CONFIG_DVB_USB_DIBUSB_MB=m # CONFIG_DVB_USB_DIBUSB_MB_FAULTY is not set CONFIG_DVB_USB_DIBUSB_MC=m CONFIG_DVB_USB_DIB0700=m CONFIG_DVB_USB_UMT_010=m CONFIG_DVB_USB_CXUSB=m CONFIG_DVB_USB_M920X=m CONFIG_DVB_USB_DIGITV=m CONFIG_DVB_USB_VP7045=m CONFIG_DVB_USB_VP702X=m CONFIG_DVB_USB_GP8PSK=m CONFIG_DVB_USB_NOVA_T_USB2=m CONFIG_DVB_USB_TTUSB2=m CONFIG_DVB_USB_DTT200U=m CONFIG_DVB_USB_OPERA1=m CONFIG_DVB_USB_AF9005=m CONFIG_DVB_USB_AF9005_REMOTE=m CONFIG_DVB_USB_PCTV452E=m CONFIG_DVB_USB_DW2102=m CONFIG_DVB_USB_CINERGY_T2=m CONFIG_DVB_USB_DTV5100=m CONFIG_DVB_USB_AZ6027=m CONFIG_DVB_USB_TECHNISAT_USB2=m CONFIG_DVB_USB_V2=m CONFIG_DVB_USB_AF9015=m CONFIG_DVB_USB_AF9035=m CONFIG_DVB_USB_ANYSEE=m CONFIG_DVB_USB_AU6610=m CONFIG_DVB_USB_AZ6007=m CONFIG_DVB_USB_CE6230=m CONFIG_DVB_USB_EC168=m CONFIG_DVB_USB_GL861=m CONFIG_DVB_USB_LME2510=m CONFIG_DVB_USB_MXL111SF=m CONFIG_DVB_USB_RTL28XXU=m # CONFIG_DVB_USB_DVBSKY is not set # CONFIG_DVB_USB_ZD1301 is not set CONFIG_DVB_TTUSB_BUDGET=m CONFIG_DVB_TTUSB_DEC=m CONFIG_SMS_USB_DRV=m CONFIG_DVB_B2C2_FLEXCOP_USB=m # CONFIG_DVB_B2C2_FLEXCOP_USB_DEBUG is not set # CONFIG_DVB_AS102 is not set # # Webcam, TV (analog/digital) USB devices # CONFIG_VIDEO_EM28XX=m # CONFIG_VIDEO_EM28XX_V4L2 is not set CONFIG_VIDEO_EM28XX_ALSA=m CONFIG_VIDEO_EM28XX_DVB=m CONFIG_VIDEO_EM28XX_RC=m CONFIG_MEDIA_PCI_SUPPORT=y # # Media capture support # # CONFIG_VIDEO_MEYE is not set # CONFIG_VIDEO_SOLO6X10 is not set # CONFIG_VIDEO_TW5864 is not set # CONFIG_VIDEO_TW68 is not set # CONFIG_VIDEO_TW686X is not set # # Media capture/analog TV support # CONFIG_VIDEO_IVTV=m # CONFIG_VIDEO_IVTV_DEPRECATED_IOCTLS is not set # CONFIG_VIDEO_IVTV_ALSA is not set CONFIG_VIDEO_FB_IVTV=m # CONFIG_VIDEO_FB_IVTV_FORCE_PAT is not set # CONFIG_VIDEO_HEXIUM_GEMINI is not set # CONFIG_VIDEO_HEXIUM_ORION is not set # CONFIG_VIDEO_MXB is not set # CONFIG_VIDEO_DT3155 is not set # # Media capture/analog/hybrid TV support # CONFIG_VIDEO_CX18=m CONFIG_VIDEO_CX18_ALSA=m CONFIG_VIDEO_CX23885=m CONFIG_MEDIA_ALTERA_CI=m # CONFIG_VIDEO_CX25821 is not set CONFIG_VIDEO_CX88=m CONFIG_VIDEO_CX88_ALSA=m CONFIG_VIDEO_CX88_BLACKBIRD=m CONFIG_VIDEO_CX88_DVB=m CONFIG_VIDEO_CX88_ENABLE_VP3054=y CONFIG_VIDEO_CX88_VP3054=m CONFIG_VIDEO_CX88_MPEG=m CONFIG_VIDEO_BT848=m CONFIG_DVB_BT8XX=m CONFIG_VIDEO_SAA7134=m CONFIG_VIDEO_SAA7134_ALSA=m CONFIG_VIDEO_SAA7134_RC=y CONFIG_VIDEO_SAA7134_DVB=m CONFIG_VIDEO_SAA7164=m # # Media digital TV PCI Adapters # CONFIG_DVB_AV7110_IR=y CONFIG_DVB_AV7110=m CONFIG_DVB_AV7110_OSD=y CONFIG_DVB_BUDGET_CORE=m CONFIG_DVB_BUDGET=m CONFIG_DVB_BUDGET_CI=m CONFIG_DVB_BUDGET_AV=m CONFIG_DVB_BUDGET_PATCH=m CONFIG_DVB_B2C2_FLEXCOP_PCI=m # CONFIG_DVB_B2C2_FLEXCOP_PCI_DEBUG is not set CONFIG_DVB_PLUTO2=m CONFIG_DVB_DM1105=m CONFIG_DVB_PT1=m # CONFIG_DVB_PT3 is not set CONFIG_MANTIS_CORE=m CONFIG_DVB_MANTIS=m CONFIG_DVB_HOPPER=m CONFIG_DVB_NGENE=m CONFIG_DVB_DDBRIDGE=m # CONFIG_DVB_DDBRIDGE_MSIENABLE is not set # CONFIG_DVB_SMIPCIE is not set # CONFIG_DVB_NETUP_UNIDVB is not set # CONFIG_V4L_PLATFORM_DRIVERS is not set # CONFIG_V4L_MEM2MEM_DRIVERS is not set # CONFIG_V4L_TEST_DRIVERS is not set # CONFIG_DVB_PLATFORM_DRIVERS is not set # # Supported MMC/SDIO adapters # CONFIG_SMS_SDIO_DRV=m CONFIG_RADIO_ADAPTERS=y CONFIG_RADIO_TEA575X=m # CONFIG_RADIO_SI470X is not set # CONFIG_RADIO_SI4713 is not set # CONFIG_USB_MR800 is not set # CONFIG_USB_DSBR is not set # CONFIG_RADIO_MAXIRADIO is not set # CONFIG_RADIO_SHARK is not set # CONFIG_RADIO_SHARK2 is not set # CONFIG_USB_KEENE is not set # CONFIG_USB_RAREMONO is not set # CONFIG_USB_MA901 is not set # CONFIG_RADIO_TEA5764 is not set # CONFIG_RADIO_SAA7706H is not set # CONFIG_RADIO_TEF6862 is not set # CONFIG_RADIO_WL1273 is not set # # Texas Instruments WL128x FM driver (ST based) # # # Supported FireWire (IEEE 1394) Adapters # CONFIG_DVB_FIREDTV=m CONFIG_DVB_FIREDTV_INPUT=y CONFIG_MEDIA_COMMON_OPTIONS=y # # common driver options # CONFIG_VIDEO_CX2341X=m CONFIG_VIDEO_TVEEPROM=m CONFIG_CYPRESS_FIRMWARE=m CONFIG_VIDEOBUF2_CORE=m CONFIG_VIDEOBUF2_V4L2=m CONFIG_VIDEOBUF2_MEMOPS=m CONFIG_VIDEOBUF2_VMALLOC=m CONFIG_VIDEOBUF2_DMA_SG=m CONFIG_VIDEOBUF2_DVB=m CONFIG_DVB_B2C2_FLEXCOP=m CONFIG_VIDEO_SAA7146=m CONFIG_VIDEO_SAA7146_VV=m CONFIG_SMS_SIANO_MDTV=m CONFIG_SMS_SIANO_RC=y # CONFIG_SMS_SIANO_DEBUGFS is not set # # Media ancillary drivers (tuners, sensors, i2c, spi, frontends) # CONFIG_MEDIA_SUBDRV_AUTOSELECT=y CONFIG_MEDIA_ATTACH=y CONFIG_VIDEO_IR_I2C=m # # Audio decoders, processors and mixers # CONFIG_VIDEO_TVAUDIO=m CONFIG_VIDEO_TDA7432=m CONFIG_VIDEO_MSP3400=m CONFIG_VIDEO_CS3308=m CONFIG_VIDEO_CS5345=m CONFIG_VIDEO_CS53L32A=m CONFIG_VIDEO_WM8775=m CONFIG_VIDEO_WM8739=m CONFIG_VIDEO_VP27SMPX=m # # RDS decoders # CONFIG_VIDEO_SAA6588=m # # Video decoders # CONFIG_VIDEO_SAA711X=m # # Video and audio decoders # CONFIG_VIDEO_SAA717X=m CONFIG_VIDEO_CX25840=m # # Video encoders # CONFIG_VIDEO_SAA7127=m # # Camera sensor devices # # # Flash devices # # # Video improvement chips # CONFIG_VIDEO_UPD64031A=m CONFIG_VIDEO_UPD64083=m # # Audio/Video compression chips # CONFIG_VIDEO_SAA6752HS=m # # SDR tuner chips # # # Miscellaneous helper chips # CONFIG_VIDEO_M52790=m # # Media SPI Adapters # # CONFIG_CXD2880_SPI_DRV is not set CONFIG_MEDIA_TUNER=m CONFIG_MEDIA_TUNER_SIMPLE=m CONFIG_MEDIA_TUNER_TDA18250=m CONFIG_MEDIA_TUNER_TDA8290=m CONFIG_MEDIA_TUNER_TDA827X=m CONFIG_MEDIA_TUNER_TDA18271=m CONFIG_MEDIA_TUNER_TDA9887=m CONFIG_MEDIA_TUNER_TEA5761=m CONFIG_MEDIA_TUNER_TEA5767=m CONFIG_MEDIA_TUNER_MT20XX=m CONFIG_MEDIA_TUNER_MT2060=m CONFIG_MEDIA_TUNER_MT2063=m CONFIG_MEDIA_TUNER_MT2266=m CONFIG_MEDIA_TUNER_MT2131=m CONFIG_MEDIA_TUNER_QT1010=m CONFIG_MEDIA_TUNER_XC2028=m CONFIG_MEDIA_TUNER_XC5000=m CONFIG_MEDIA_TUNER_XC4000=m CONFIG_MEDIA_TUNER_MXL5005S=m CONFIG_MEDIA_TUNER_MXL5007T=m CONFIG_MEDIA_TUNER_MC44S803=m CONFIG_MEDIA_TUNER_MAX2165=m CONFIG_MEDIA_TUNER_TDA18218=m CONFIG_MEDIA_TUNER_FC0011=m CONFIG_MEDIA_TUNER_FC0012=m CONFIG_MEDIA_TUNER_FC0013=m CONFIG_MEDIA_TUNER_TDA18212=m CONFIG_MEDIA_TUNER_E4000=m CONFIG_MEDIA_TUNER_FC2580=m CONFIG_MEDIA_TUNER_M88RS6000T=m CONFIG_MEDIA_TUNER_TUA9001=m CONFIG_MEDIA_TUNER_SI2157=m CONFIG_MEDIA_TUNER_IT913X=m CONFIG_MEDIA_TUNER_R820T=m CONFIG_MEDIA_TUNER_QM1D1C0042=m CONFIG_MEDIA_TUNER_QM1D1B0004=m # # Multistandard (satellite) frontends # CONFIG_DVB_STB0899=m CONFIG_DVB_STB6100=m CONFIG_DVB_STV090x=m CONFIG_DVB_STV0910=m CONFIG_DVB_STV6110x=m CONFIG_DVB_STV6111=m CONFIG_DVB_MXL5XX=m CONFIG_DVB_M88DS3103=m # # Multistandard (cable + terrestrial) frontends # CONFIG_DVB_DRXK=m CONFIG_DVB_TDA18271C2DD=m CONFIG_DVB_SI2165=m CONFIG_DVB_MN88472=m CONFIG_DVB_MN88473=m # # DVB-S (satellite) frontends # CONFIG_DVB_CX24110=m CONFIG_DVB_CX24123=m CONFIG_DVB_MT312=m CONFIG_DVB_ZL10036=m CONFIG_DVB_ZL10039=m CONFIG_DVB_S5H1420=m CONFIG_DVB_STV0288=m CONFIG_DVB_STB6000=m CONFIG_DVB_STV0299=m CONFIG_DVB_STV6110=m CONFIG_DVB_STV0900=m CONFIG_DVB_TDA8083=m CONFIG_DVB_TDA10086=m CONFIG_DVB_TDA8261=m CONFIG_DVB_VES1X93=m CONFIG_DVB_TUNER_ITD1000=m CONFIG_DVB_TUNER_CX24113=m CONFIG_DVB_TDA826X=m CONFIG_DVB_TUA6100=m CONFIG_DVB_CX24116=m CONFIG_DVB_CX24117=m CONFIG_DVB_CX24120=m CONFIG_DVB_SI21XX=m CONFIG_DVB_TS2020=m CONFIG_DVB_DS3000=m CONFIG_DVB_MB86A16=m CONFIG_DVB_TDA10071=m # # DVB-T (terrestrial) frontends # CONFIG_DVB_SP8870=m CONFIG_DVB_SP887X=m CONFIG_DVB_CX22700=m CONFIG_DVB_CX22702=m CONFIG_DVB_DRXD=m CONFIG_DVB_L64781=m CONFIG_DVB_TDA1004X=m CONFIG_DVB_NXT6000=m CONFIG_DVB_MT352=m CONFIG_DVB_ZL10353=m CONFIG_DVB_DIB3000MB=m CONFIG_DVB_DIB3000MC=m CONFIG_DVB_DIB7000M=m CONFIG_DVB_DIB7000P=m CONFIG_DVB_TDA10048=m CONFIG_DVB_AF9013=m CONFIG_DVB_EC100=m CONFIG_DVB_STV0367=m CONFIG_DVB_CXD2820R=m CONFIG_DVB_CXD2841ER=m CONFIG_DVB_RTL2830=m CONFIG_DVB_RTL2832=m CONFIG_DVB_SI2168=m CONFIG_DVB_GP8PSK_FE=m # # DVB-C (cable) frontends # CONFIG_DVB_VES1820=m CONFIG_DVB_TDA10021=m CONFIG_DVB_TDA10023=m CONFIG_DVB_STV0297=m # # ATSC (North American/Korean Terrestrial/Cable DTV) frontends # CONFIG_DVB_NXT200X=m CONFIG_DVB_OR51211=m CONFIG_DVB_OR51132=m CONFIG_DVB_BCM3510=m CONFIG_DVB_LGDT330X=m CONFIG_DVB_LGDT3305=m CONFIG_DVB_LGDT3306A=m CONFIG_DVB_LG2160=m CONFIG_DVB_S5H1409=m CONFIG_DVB_AU8522=m CONFIG_DVB_AU8522_DTV=m CONFIG_DVB_AU8522_V4L=m CONFIG_DVB_S5H1411=m # # ISDB-T (terrestrial) frontends # CONFIG_DVB_S921=m CONFIG_DVB_DIB8000=m CONFIG_DVB_MB86A20S=m # # ISDB-S (satellite) & ISDB-T (terrestrial) frontends # CONFIG_DVB_TC90522=m # # Digital terrestrial only tuners/PLL # CONFIG_DVB_PLL=m CONFIG_DVB_TUNER_DIB0070=m CONFIG_DVB_TUNER_DIB0090=m # # SEC control devices for DVB-S # CONFIG_DVB_DRX39XYJ=m CONFIG_DVB_LNBH25=m CONFIG_DVB_LNBP21=m CONFIG_DVB_LNBP22=m CONFIG_DVB_ISL6405=m CONFIG_DVB_ISL6421=m CONFIG_DVB_ISL6423=m CONFIG_DVB_A8293=m CONFIG_DVB_LGS8GXX=m CONFIG_DVB_ATBM8830=m CONFIG_DVB_TDA665x=m CONFIG_DVB_IX2505V=m CONFIG_DVB_M88RS2000=m CONFIG_DVB_AF9033=m # # Common Interface (EN50221) controller drivers # CONFIG_DVB_CXD2099=m # # Tools to develop new frontends # CONFIG_DVB_DUMMY_FE=m # # Graphics support # CONFIG_AGP=y CONFIG_AGP_AMD64=y CONFIG_AGP_INTEL=y CONFIG_AGP_SIS=y CONFIG_AGP_VIA=y CONFIG_INTEL_GTT=y CONFIG_VGA_ARB=y CONFIG_VGA_ARB_MAX_GPUS=64 CONFIG_VGA_SWITCHEROO=y CONFIG_DRM=m CONFIG_DRM_MIPI_DSI=y CONFIG_DRM_DP_AUX_CHARDEV=y CONFIG_DRM_DEBUG_SELFTEST=m CONFIG_DRM_KMS_HELPER=m CONFIG_DRM_KMS_FB_HELPER=y CONFIG_DRM_FBDEV_EMULATION=y CONFIG_DRM_FBDEV_OVERALLOC=100 # CONFIG_DRM_FBDEV_LEAK_PHYS_SMEM is not set CONFIG_DRM_LOAD_EDID_FIRMWARE=y # CONFIG_DRM_DP_CEC is not set CONFIG_DRM_TTM=m # # I2C encoder or helper chips # CONFIG_DRM_I2C_CH7006=m CONFIG_DRM_I2C_SIL164=m # CONFIG_DRM_I2C_NXP_TDA998X is not set # CONFIG_DRM_I2C_NXP_TDA9950 is not set # # ARM devices # # CONFIG_DRM_RADEON is not set # CONFIG_DRM_AMDGPU is not set # # ACP (Audio CoProcessor) Configuration # # # AMD Library routines # # CONFIG_DRM_NOUVEAU is not set CONFIG_DRM_I915=m # CONFIG_DRM_I915_ALPHA_SUPPORT is not set CONFIG_DRM_I915_CAPTURE_ERROR=y CONFIG_DRM_I915_COMPRESS_ERROR=y CONFIG_DRM_I915_USERPTR=y CONFIG_DRM_I915_GVT=y CONFIG_DRM_I915_GVT_KVMGT=m # # drm/i915 Debugging # # CONFIG_DRM_I915_WERROR is not set # CONFIG_DRM_I915_DEBUG is not set # CONFIG_DRM_I915_SW_FENCE_DEBUG_OBJECTS is not set # CONFIG_DRM_I915_SW_FENCE_CHECK_DAG is not set # CONFIG_DRM_I915_DEBUG_GUC is not set # CONFIG_DRM_I915_SELFTEST is not set # CONFIG_DRM_I915_LOW_LEVEL_TRACEPOINTS is not set # CONFIG_DRM_I915_DEBUG_VBLANK_EVADE is not set # CONFIG_DRM_I915_DEBUG_RUNTIME_PM is not set CONFIG_DRM_VGEM=m # CONFIG_DRM_VKMS is not set CONFIG_DRM_VMWGFX=m CONFIG_DRM_VMWGFX_FBCON=y CONFIG_DRM_GMA500=m CONFIG_DRM_GMA600=y CONFIG_DRM_GMA3600=y CONFIG_DRM_UDL=m CONFIG_DRM_AST=m CONFIG_DRM_MGAG200=m CONFIG_DRM_CIRRUS_QEMU=m CONFIG_DRM_QXL=m CONFIG_DRM_BOCHS=m CONFIG_DRM_VIRTIO_GPU=m CONFIG_DRM_PANEL=y # # Display Panels # # CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN is not set CONFIG_DRM_BRIDGE=y CONFIG_DRM_PANEL_BRIDGE=y # # Display Interface Bridges # # CONFIG_DRM_ANALOGIX_ANX78XX is not set # CONFIG_DRM_ETNAVIV is not set # CONFIG_DRM_HISI_HIBMC is not set # CONFIG_DRM_TINYDRM is not set # CONFIG_DRM_XEN is not set # CONFIG_DRM_LEGACY is not set CONFIG_DRM_PANEL_ORIENTATION_QUIRKS=y CONFIG_DRM_LIB_RANDOM=y # # Frame buffer Devices # CONFIG_FB_CMDLINE=y CONFIG_FB_NOTIFY=y CONFIG_FB=y # CONFIG_FIRMWARE_EDID is not set CONFIG_FB_BOOT_VESA_SUPPORT=y CONFIG_FB_CFB_FILLRECT=y CONFIG_FB_CFB_COPYAREA=y CONFIG_FB_CFB_IMAGEBLIT=y CONFIG_FB_SYS_FILLRECT=m CONFIG_FB_SYS_COPYAREA=m CONFIG_FB_SYS_IMAGEBLIT=m # CONFIG_FB_FOREIGN_ENDIAN is not set CONFIG_FB_SYS_FOPS=m CONFIG_FB_DEFERRED_IO=y # CONFIG_FB_MODE_HELPERS is not set CONFIG_FB_TILEBLITTING=y # # Frame buffer hardware drivers # # CONFIG_FB_CIRRUS is not set # CONFIG_FB_PM2 is not set # CONFIG_FB_CYBER2000 is not set # CONFIG_FB_ARC is not set # CONFIG_FB_ASILIANT is not set # CONFIG_FB_IMSTT is not set # CONFIG_FB_VGA16 is not set # CONFIG_FB_UVESA is not set CONFIG_FB_VESA=y CONFIG_FB_EFI=y # CONFIG_FB_N411 is not set # CONFIG_FB_HGA is not set # CONFIG_FB_OPENCORES is not set # CONFIG_FB_S1D13XXX is not set # CONFIG_FB_NVIDIA is not set # CONFIG_FB_RIVA is not set # CONFIG_FB_I740 is not set # CONFIG_FB_LE80578 is not set # CONFIG_FB_INTEL is not set # CONFIG_FB_MATROX is not set # CONFIG_FB_RADEON is not set # CONFIG_FB_ATY128 is not set # CONFIG_FB_ATY is not set # CONFIG_FB_S3 is not set # CONFIG_FB_SAVAGE is not set # CONFIG_FB_SIS is not set # CONFIG_FB_VIA is not set # CONFIG_FB_NEOMAGIC is not set # CONFIG_FB_KYRO is not set # CONFIG_FB_3DFX is not set # CONFIG_FB_VOODOO1 is not set # CONFIG_FB_VT8623 is not set # CONFIG_FB_TRIDENT is not set # CONFIG_FB_ARK is not set # CONFIG_FB_PM3 is not set # CONFIG_FB_CARMINE is not set # CONFIG_FB_SM501 is not set # CONFIG_FB_SMSCUFX is not set # CONFIG_FB_UDL is not set # CONFIG_FB_IBM_GXT4500 is not set # CONFIG_FB_VIRTUAL is not set # CONFIG_XEN_FBDEV_FRONTEND is not set # CONFIG_FB_METRONOME is not set # CONFIG_FB_MB862XX is not set CONFIG_FB_HYPERV=m # CONFIG_FB_SIMPLE is not set # CONFIG_FB_SM712 is not set CONFIG_BACKLIGHT_LCD_SUPPORT=y CONFIG_LCD_CLASS_DEVICE=m # CONFIG_LCD_L4F00242T03 is not set # CONFIG_LCD_LMS283GF05 is not set # CONFIG_LCD_LTV350QV is not set # CONFIG_LCD_ILI922X is not set # CONFIG_LCD_ILI9320 is not set # CONFIG_LCD_TDO24M is not set # CONFIG_LCD_VGG2432A4 is not set CONFIG_LCD_PLATFORM=m # CONFIG_LCD_AMS369FG06 is not set # CONFIG_LCD_LMS501KF03 is not set # CONFIG_LCD_HX8357 is not set # CONFIG_LCD_OTM3225A is not set CONFIG_BACKLIGHT_CLASS_DEVICE=y # CONFIG_BACKLIGHT_GENERIC is not set # CONFIG_BACKLIGHT_PWM is not set CONFIG_BACKLIGHT_APPLE=m # CONFIG_BACKLIGHT_PM8941_WLED is not set # CONFIG_BACKLIGHT_SAHARA is not set # CONFIG_BACKLIGHT_ADP8860 is not set # CONFIG_BACKLIGHT_ADP8870 is not set # CONFIG_BACKLIGHT_LM3630A is not set # CONFIG_BACKLIGHT_LM3639 is not set CONFIG_BACKLIGHT_LP855X=m # CONFIG_BACKLIGHT_GPIO is not set # CONFIG_BACKLIGHT_LV5207LP is not set # CONFIG_BACKLIGHT_BD6107 is not set # CONFIG_BACKLIGHT_ARCXCNN is not set CONFIG_HDMI=y # # Console display driver support # CONFIG_VGA_CONSOLE=y CONFIG_VGACON_SOFT_SCROLLBACK=y CONFIG_VGACON_SOFT_SCROLLBACK_SIZE=64 # CONFIG_VGACON_SOFT_SCROLLBACK_PERSISTENT_ENABLE_BY_DEFAULT is not set CONFIG_DUMMY_CONSOLE=y CONFIG_DUMMY_CONSOLE_COLUMNS=80 CONFIG_DUMMY_CONSOLE_ROWS=25 CONFIG_FRAMEBUFFER_CONSOLE=y CONFIG_FRAMEBUFFER_CONSOLE_DETECT_PRIMARY=y CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y # CONFIG_FRAMEBUFFER_CONSOLE_DEFERRED_TAKEOVER is not set CONFIG_LOGO=y # CONFIG_LOGO_LINUX_MONO is not set # CONFIG_LOGO_LINUX_VGA16 is not set CONFIG_LOGO_LINUX_CLUT224=y CONFIG_SOUND=m CONFIG_SOUND_OSS_CORE=y CONFIG_SOUND_OSS_CORE_PRECLAIM=y CONFIG_SND=m CONFIG_SND_TIMER=m CONFIG_SND_PCM=m CONFIG_SND_PCM_ELD=y CONFIG_SND_HWDEP=m CONFIG_SND_SEQ_DEVICE=m CONFIG_SND_RAWMIDI=m CONFIG_SND_COMPRESS_OFFLOAD=m CONFIG_SND_JACK=y CONFIG_SND_JACK_INPUT_DEV=y CONFIG_SND_OSSEMUL=y # CONFIG_SND_MIXER_OSS is not set # CONFIG_SND_PCM_OSS is not set CONFIG_SND_PCM_TIMER=y CONFIG_SND_HRTIMER=m CONFIG_SND_DYNAMIC_MINORS=y CONFIG_SND_MAX_CARDS=32 # CONFIG_SND_SUPPORT_OLD_API is not set CONFIG_SND_PROC_FS=y CONFIG_SND_VERBOSE_PROCFS=y # CONFIG_SND_VERBOSE_PRINTK is not set # CONFIG_SND_DEBUG is not set CONFIG_SND_VMASTER=y CONFIG_SND_DMA_SGBUF=y CONFIG_SND_SEQUENCER=m CONFIG_SND_SEQ_DUMMY=m CONFIG_SND_SEQUENCER_OSS=m CONFIG_SND_SEQ_HRTIMER_DEFAULT=y CONFIG_SND_SEQ_MIDI_EVENT=m CONFIG_SND_SEQ_MIDI=m CONFIG_SND_SEQ_MIDI_EMUL=m CONFIG_SND_SEQ_VIRMIDI=m CONFIG_SND_MPU401_UART=m CONFIG_SND_OPL3_LIB=m CONFIG_SND_OPL3_LIB_SEQ=m CONFIG_SND_VX_LIB=m CONFIG_SND_AC97_CODEC=m CONFIG_SND_DRIVERS=y CONFIG_SND_PCSP=m CONFIG_SND_DUMMY=m CONFIG_SND_ALOOP=m CONFIG_SND_VIRMIDI=m CONFIG_SND_MTPAV=m # CONFIG_SND_MTS64 is not set # CONFIG_SND_SERIAL_U16550 is not set CONFIG_SND_MPU401=m # CONFIG_SND_PORTMAN2X4 is not set CONFIG_SND_AC97_POWER_SAVE=y CONFIG_SND_AC97_POWER_SAVE_DEFAULT=5 CONFIG_SND_PCI=y CONFIG_SND_AD1889=m # CONFIG_SND_ALS300 is not set # CONFIG_SND_ALS4000 is not set CONFIG_SND_ALI5451=m CONFIG_SND_ASIHPI=m CONFIG_SND_ATIIXP=m CONFIG_SND_ATIIXP_MODEM=m CONFIG_SND_AU8810=m CONFIG_SND_AU8820=m CONFIG_SND_AU8830=m # CONFIG_SND_AW2 is not set # CONFIG_SND_AZT3328 is not set CONFIG_SND_BT87X=m # CONFIG_SND_BT87X_OVERCLOCK is not set CONFIG_SND_CA0106=m CONFIG_SND_CMIPCI=m CONFIG_SND_OXYGEN_LIB=m CONFIG_SND_OXYGEN=m # CONFIG_SND_CS4281 is not set CONFIG_SND_CS46XX=m CONFIG_SND_CS46XX_NEW_DSP=y CONFIG_SND_CTXFI=m CONFIG_SND_DARLA20=m CONFIG_SND_GINA20=m CONFIG_SND_LAYLA20=m CONFIG_SND_DARLA24=m CONFIG_SND_GINA24=m CONFIG_SND_LAYLA24=m CONFIG_SND_MONA=m CONFIG_SND_MIA=m CONFIG_SND_ECHO3G=m CONFIG_SND_INDIGO=m CONFIG_SND_INDIGOIO=m CONFIG_SND_INDIGODJ=m CONFIG_SND_INDIGOIOX=m CONFIG_SND_INDIGODJX=m CONFIG_SND_EMU10K1=m CONFIG_SND_EMU10K1_SEQ=m CONFIG_SND_EMU10K1X=m CONFIG_SND_ENS1370=m CONFIG_SND_ENS1371=m # CONFIG_SND_ES1938 is not set CONFIG_SND_ES1968=m CONFIG_SND_ES1968_INPUT=y CONFIG_SND_ES1968_RADIO=y # CONFIG_SND_FM801 is not set CONFIG_SND_HDSP=m CONFIG_SND_HDSPM=m CONFIG_SND_ICE1712=m CONFIG_SND_ICE1724=m CONFIG_SND_INTEL8X0=m CONFIG_SND_INTEL8X0M=m CONFIG_SND_KORG1212=m CONFIG_SND_LOLA=m CONFIG_SND_LX6464ES=m CONFIG_SND_MAESTRO3=m CONFIG_SND_MAESTRO3_INPUT=y CONFIG_SND_MIXART=m # CONFIG_SND_NM256 is not set CONFIG_SND_PCXHR=m # CONFIG_SND_RIPTIDE is not set CONFIG_SND_RME32=m CONFIG_SND_RME96=m CONFIG_SND_RME9652=m # CONFIG_SND_SONICVIBES is not set CONFIG_SND_TRIDENT=m CONFIG_SND_VIA82XX=m CONFIG_SND_VIA82XX_MODEM=m CONFIG_SND_VIRTUOSO=m CONFIG_SND_VX222=m # CONFIG_SND_YMFPCI is not set # # HD-Audio # CONFIG_SND_HDA=m CONFIG_SND_HDA_INTEL=m CONFIG_SND_HDA_HWDEP=y CONFIG_SND_HDA_RECONFIG=y CONFIG_SND_HDA_INPUT_BEEP=y CONFIG_SND_HDA_INPUT_BEEP_MODE=0 CONFIG_SND_HDA_PATCH_LOADER=y CONFIG_SND_HDA_CODEC_REALTEK=m CONFIG_SND_HDA_CODEC_ANALOG=m CONFIG_SND_HDA_CODEC_SIGMATEL=m CONFIG_SND_HDA_CODEC_VIA=m CONFIG_SND_HDA_CODEC_HDMI=m CONFIG_SND_HDA_CODEC_CIRRUS=m CONFIG_SND_HDA_CODEC_CONEXANT=m CONFIG_SND_HDA_CODEC_CA0110=m CONFIG_SND_HDA_CODEC_CA0132=m CONFIG_SND_HDA_CODEC_CA0132_DSP=y CONFIG_SND_HDA_CODEC_CMEDIA=m CONFIG_SND_HDA_CODEC_SI3054=m CONFIG_SND_HDA_GENERIC=m CONFIG_SND_HDA_POWER_SAVE_DEFAULT=0 CONFIG_SND_HDA_CORE=m CONFIG_SND_HDA_DSP_LOADER=y CONFIG_SND_HDA_COMPONENT=y CONFIG_SND_HDA_I915=y CONFIG_SND_HDA_EXT_CORE=m CONFIG_SND_HDA_PREALLOC_SIZE=512 # CONFIG_SND_SPI is not set CONFIG_SND_USB=y CONFIG_SND_USB_AUDIO=m CONFIG_SND_USB_UA101=m CONFIG_SND_USB_USX2Y=m CONFIG_SND_USB_CAIAQ=m CONFIG_SND_USB_CAIAQ_INPUT=y CONFIG_SND_USB_US122L=m CONFIG_SND_USB_6FIRE=m CONFIG_SND_USB_HIFACE=m CONFIG_SND_BCD2000=m CONFIG_SND_USB_LINE6=m CONFIG_SND_USB_POD=m CONFIG_SND_USB_PODHD=m CONFIG_SND_USB_TONEPORT=m CONFIG_SND_USB_VARIAX=m CONFIG_SND_FIREWIRE=y CONFIG_SND_FIREWIRE_LIB=m # CONFIG_SND_DICE is not set # CONFIG_SND_OXFW is not set CONFIG_SND_ISIGHT=m # CONFIG_SND_FIREWORKS is not set # CONFIG_SND_BEBOB is not set # CONFIG_SND_FIREWIRE_DIGI00X is not set # CONFIG_SND_FIREWIRE_TASCAM is not set # CONFIG_SND_FIREWIRE_MOTU is not set # CONFIG_SND_FIREFACE is not set CONFIG_SND_SOC=m CONFIG_SND_SOC_COMPRESS=y CONFIG_SND_SOC_TOPOLOGY=y CONFIG_SND_SOC_ACPI=m # CONFIG_SND_SOC_AMD_ACP is not set # CONFIG_SND_SOC_AMD_ACP3x is not set # CONFIG_SND_ATMEL_SOC is not set # CONFIG_SND_DESIGNWARE_I2S is not set # # SoC Audio for Freescale CPUs # # # Common SoC Audio options for Freescale CPUs: # # CONFIG_SND_SOC_FSL_ASRC is not set # CONFIG_SND_SOC_FSL_SAI is not set # CONFIG_SND_SOC_FSL_SSI is not set # CONFIG_SND_SOC_FSL_SPDIF is not set # CONFIG_SND_SOC_FSL_ESAI is not set # CONFIG_SND_SOC_FSL_MICFIL is not set # CONFIG_SND_SOC_IMX_AUDMUX is not set # CONFIG_SND_I2S_HI6210_I2S is not set # CONFIG_SND_SOC_IMG is not set CONFIG_SND_SOC_INTEL_SST_TOPLEVEL=y CONFIG_SND_SST_IPC=m CONFIG_SND_SST_IPC_ACPI=m CONFIG_SND_SOC_INTEL_SST_ACPI=m CONFIG_SND_SOC_INTEL_SST=m CONFIG_SND_SOC_INTEL_SST_FIRMWARE=m CONFIG_SND_SOC_INTEL_HASWELL=m CONFIG_SND_SST_ATOM_HIFI2_PLATFORM=m # CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_PCI is not set CONFIG_SND_SST_ATOM_HIFI2_PLATFORM_ACPI=m CONFIG_SND_SOC_INTEL_SKYLAKE=m CONFIG_SND_SOC_INTEL_SKL=m CONFIG_SND_SOC_INTEL_APL=m CONFIG_SND_SOC_INTEL_KBL=m CONFIG_SND_SOC_INTEL_GLK=m CONFIG_SND_SOC_INTEL_CNL=m CONFIG_SND_SOC_INTEL_CFL=m CONFIG_SND_SOC_INTEL_SKYLAKE_FAMILY=m CONFIG_SND_SOC_INTEL_SKYLAKE_SSP_CLK=m # CONFIG_SND_SOC_INTEL_SKYLAKE_HDAUDIO_CODEC is not set CONFIG_SND_SOC_INTEL_SKYLAKE_COMMON=m CONFIG_SND_SOC_ACPI_INTEL_MATCH=m CONFIG_SND_SOC_INTEL_MACH=y CONFIG_SND_SOC_INTEL_HASWELL_MACH=m CONFIG_SND_SOC_INTEL_BDW_RT5677_MACH=m CONFIG_SND_SOC_INTEL_BROADWELL_MACH=m CONFIG_SND_SOC_INTEL_BYTCR_RT5640_MACH=m CONFIG_SND_SOC_INTEL_BYTCR_RT5651_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_RT5672_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_RT5645_MACH=m CONFIG_SND_SOC_INTEL_CHT_BSW_MAX98090_TI_MACH=m # CONFIG_SND_SOC_INTEL_CHT_BSW_NAU8824_MACH is not set CONFIG_SND_SOC_INTEL_BYT_CHT_DA7213_MACH=m CONFIG_SND_SOC_INTEL_BYT_CHT_ES8316_MACH=m CONFIG_SND_SOC_INTEL_BYT_CHT_NOCODEC_MACH=m CONFIG_SND_SOC_INTEL_SKL_RT286_MACH=m CONFIG_SND_SOC_INTEL_SKL_NAU88L25_SSM4567_MACH=m CONFIG_SND_SOC_INTEL_SKL_NAU88L25_MAX98357A_MACH=m CONFIG_SND_SOC_INTEL_BXT_DA7219_MAX98357A_MACH=m CONFIG_SND_SOC_INTEL_BXT_RT298_MACH=m CONFIG_SND_SOC_INTEL_KBL_RT5663_MAX98927_MACH=m CONFIG_SND_SOC_INTEL_KBL_RT5663_RT5514_MAX98927_MACH=m # CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98357A_MACH is not set # CONFIG_SND_SOC_INTEL_KBL_DA7219_MAX98927_MACH is not set # CONFIG_SND_SOC_INTEL_KBL_RT5660_MACH is not set # CONFIG_SND_SOC_INTEL_GLK_RT5682_MAX98357A_MACH is not set # CONFIG_SND_SOC_MTK_BTCVSD is not set # # STMicroelectronics STM32 SOC audio support # # CONFIG_SND_SOC_XILINX_I2S is not set # CONFIG_SND_SOC_XILINX_AUDIO_FORMATTER is not set # CONFIG_SND_SOC_XILINX_SPDIF is not set # CONFIG_SND_SOC_XTFPGA_I2S is not set # CONFIG_ZX_TDM is not set CONFIG_SND_SOC_I2C_AND_SPI=m # # CODEC drivers # # CONFIG_SND_SOC_AC97_CODEC is not set # CONFIG_SND_SOC_ADAU1701 is not set # CONFIG_SND_SOC_ADAU1761_I2C is not set # CONFIG_SND_SOC_ADAU1761_SPI is not set # CONFIG_SND_SOC_ADAU7002 is not set # CONFIG_SND_SOC_AK4104 is not set # CONFIG_SND_SOC_AK4118 is not set # CONFIG_SND_SOC_AK4458 is not set # CONFIG_SND_SOC_AK4554 is not set # CONFIG_SND_SOC_AK4613 is not set # CONFIG_SND_SOC_AK4642 is not set # CONFIG_SND_SOC_AK5386 is not set # CONFIG_SND_SOC_AK5558 is not set # CONFIG_SND_SOC_ALC5623 is not set # CONFIG_SND_SOC_BD28623 is not set # CONFIG_SND_SOC_BT_SCO is not set # CONFIG_SND_SOC_CS35L32 is not set # CONFIG_SND_SOC_CS35L33 is not set # CONFIG_SND_SOC_CS35L34 is not set # CONFIG_SND_SOC_CS35L35 is not set # CONFIG_SND_SOC_CS35L36 is not set # CONFIG_SND_SOC_CS42L42 is not set # CONFIG_SND_SOC_CS42L51_I2C is not set # CONFIG_SND_SOC_CS42L52 is not set # CONFIG_SND_SOC_CS42L56 is not set # CONFIG_SND_SOC_CS42L73 is not set # CONFIG_SND_SOC_CS4265 is not set # CONFIG_SND_SOC_CS4270 is not set # CONFIG_SND_SOC_CS4271_I2C is not set # CONFIG_SND_SOC_CS4271_SPI is not set # CONFIG_SND_SOC_CS42XX8_I2C is not set # CONFIG_SND_SOC_CS43130 is not set # CONFIG_SND_SOC_CS4341 is not set # CONFIG_SND_SOC_CS4349 is not set # CONFIG_SND_SOC_CS53L30 is not set CONFIG_SND_SOC_DA7213=m CONFIG_SND_SOC_DA7219=m CONFIG_SND_SOC_DMIC=m # CONFIG_SND_SOC_ES7134 is not set # CONFIG_SND_SOC_ES7241 is not set CONFIG_SND_SOC_ES8316=m # CONFIG_SND_SOC_ES8328_I2C is not set # CONFIG_SND_SOC_ES8328_SPI is not set # CONFIG_SND_SOC_GTM601 is not set CONFIG_SND_SOC_HDAC_HDMI=m # CONFIG_SND_SOC_INNO_RK3036 is not set # CONFIG_SND_SOC_MAX98088 is not set CONFIG_SND_SOC_MAX98090=m CONFIG_SND_SOC_MAX98357A=m # CONFIG_SND_SOC_MAX98504 is not set # CONFIG_SND_SOC_MAX9867 is not set CONFIG_SND_SOC_MAX98927=m # CONFIG_SND_SOC_MAX98373 is not set # CONFIG_SND_SOC_MAX9860 is not set # CONFIG_SND_SOC_MSM8916_WCD_DIGITAL is not set # CONFIG_SND_SOC_PCM1681 is not set # CONFIG_SND_SOC_PCM1789_I2C is not set # CONFIG_SND_SOC_PCM179X_I2C is not set # CONFIG_SND_SOC_PCM179X_SPI is not set # CONFIG_SND_SOC_PCM186X_I2C is not set # CONFIG_SND_SOC_PCM186X_SPI is not set # CONFIG_SND_SOC_PCM3060_I2C is not set # CONFIG_SND_SOC_PCM3060_SPI is not set # CONFIG_SND_SOC_PCM3168A_I2C is not set # CONFIG_SND_SOC_PCM3168A_SPI is not set # CONFIG_SND_SOC_PCM512x_I2C is not set # CONFIG_SND_SOC_PCM512x_SPI is not set # CONFIG_SND_SOC_RK3328 is not set CONFIG_SND_SOC_RL6231=m CONFIG_SND_SOC_RL6347A=m CONFIG_SND_SOC_RT286=m CONFIG_SND_SOC_RT298=m CONFIG_SND_SOC_RT5514=m CONFIG_SND_SOC_RT5514_SPI=m # CONFIG_SND_SOC_RT5616 is not set # CONFIG_SND_SOC_RT5631 is not set CONFIG_SND_SOC_RT5640=m CONFIG_SND_SOC_RT5645=m CONFIG_SND_SOC_RT5651=m CONFIG_SND_SOC_RT5663=m CONFIG_SND_SOC_RT5670=m CONFIG_SND_SOC_RT5677=m CONFIG_SND_SOC_RT5677_SPI=m # CONFIG_SND_SOC_SGTL5000 is not set # CONFIG_SND_SOC_SIMPLE_AMPLIFIER is not set # CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set # CONFIG_SND_SOC_SPDIF is not set # CONFIG_SND_SOC_SSM2305 is not set # CONFIG_SND_SOC_SSM2602_SPI is not set # CONFIG_SND_SOC_SSM2602_I2C is not set CONFIG_SND_SOC_SSM4567=m # CONFIG_SND_SOC_STA32X is not set # CONFIG_SND_SOC_STA350 is not set # CONFIG_SND_SOC_STI_SAS is not set # CONFIG_SND_SOC_TAS2552 is not set # CONFIG_SND_SOC_TAS5086 is not set # CONFIG_SND_SOC_TAS571X is not set # CONFIG_SND_SOC_TAS5720 is not set # CONFIG_SND_SOC_TAS6424 is not set # CONFIG_SND_SOC_TDA7419 is not set # CONFIG_SND_SOC_TFA9879 is not set # CONFIG_SND_SOC_TLV320AIC23_I2C is not set # CONFIG_SND_SOC_TLV320AIC23_SPI is not set # CONFIG_SND_SOC_TLV320AIC31XX is not set # CONFIG_SND_SOC_TLV320AIC32X4_I2C is not set # CONFIG_SND_SOC_TLV320AIC32X4_SPI is not set # CONFIG_SND_SOC_TLV320AIC3X is not set CONFIG_SND_SOC_TS3A227E=m # CONFIG_SND_SOC_TSCS42XX is not set # CONFIG_SND_SOC_TSCS454 is not set # CONFIG_SND_SOC_WM8510 is not set # CONFIG_SND_SOC_WM8523 is not set # CONFIG_SND_SOC_WM8524 is not set # CONFIG_SND_SOC_WM8580 is not set # CONFIG_SND_SOC_WM8711 is not set # CONFIG_SND_SOC_WM8728 is not set # CONFIG_SND_SOC_WM8731 is not set # CONFIG_SND_SOC_WM8737 is not set # CONFIG_SND_SOC_WM8741 is not set # CONFIG_SND_SOC_WM8750 is not set # CONFIG_SND_SOC_WM8753 is not set # CONFIG_SND_SOC_WM8770 is not set # CONFIG_SND_SOC_WM8776 is not set # CONFIG_SND_SOC_WM8782 is not set # CONFIG_SND_SOC_WM8804_I2C is not set # CONFIG_SND_SOC_WM8804_SPI is not set # CONFIG_SND_SOC_WM8903 is not set # CONFIG_SND_SOC_WM8904 is not set # CONFIG_SND_SOC_WM8960 is not set # CONFIG_SND_SOC_WM8962 is not set # CONFIG_SND_SOC_WM8974 is not set # CONFIG_SND_SOC_WM8978 is not set # CONFIG_SND_SOC_WM8985 is not set # CONFIG_SND_SOC_ZX_AUD96P22 is not set # CONFIG_SND_SOC_MAX9759 is not set # CONFIG_SND_SOC_MT6351 is not set # CONFIG_SND_SOC_MT6358 is not set # CONFIG_SND_SOC_NAU8540 is not set # CONFIG_SND_SOC_NAU8810 is not set # CONFIG_SND_SOC_NAU8822 is not set CONFIG_SND_SOC_NAU8824=m CONFIG_SND_SOC_NAU8825=m # CONFIG_SND_SOC_TPA6130A2 is not set # CONFIG_SND_SIMPLE_CARD is not set CONFIG_SND_X86=y CONFIG_HDMI_LPE_AUDIO=m CONFIG_SND_SYNTH_EMUX=m # CONFIG_SND_XEN_FRONTEND is not set CONFIG_AC97_BUS=m # # HID support # CONFIG_HID=y CONFIG_HID_BATTERY_STRENGTH=y CONFIG_HIDRAW=y CONFIG_UHID=m CONFIG_HID_GENERIC=y # # Special HID drivers # CONFIG_HID_A4TECH=y # CONFIG_HID_ACCUTOUCH is not set CONFIG_HID_ACRUX=m # CONFIG_HID_ACRUX_FF is not set CONFIG_HID_APPLE=y CONFIG_HID_APPLEIR=m # CONFIG_HID_ASUS is not set CONFIG_HID_AUREAL=m CONFIG_HID_BELKIN=y # CONFIG_HID_BETOP_FF is not set # CONFIG_HID_BIGBEN_FF is not set CONFIG_HID_CHERRY=y CONFIG_HID_CHICONY=y # CONFIG_HID_CORSAIR is not set # CONFIG_HID_COUGAR is not set CONFIG_HID_PRODIKEYS=m # CONFIG_HID_CMEDIA is not set # CONFIG_HID_CP2112 is not set CONFIG_HID_CYPRESS=y CONFIG_HID_DRAGONRISE=m # CONFIG_DRAGONRISE_FF is not set # CONFIG_HID_EMS_FF is not set # CONFIG_HID_ELAN is not set CONFIG_HID_ELECOM=m # CONFIG_HID_ELO is not set CONFIG_HID_EZKEY=y # CONFIG_HID_GEMBIRD is not set # CONFIG_HID_GFRM is not set CONFIG_HID_HOLTEK=m # CONFIG_HOLTEK_FF is not set # CONFIG_HID_GT683R is not set CONFIG_HID_KEYTOUCH=m CONFIG_HID_KYE=m CONFIG_HID_UCLOGIC=m CONFIG_HID_WALTOP=m # CONFIG_HID_VIEWSONIC is not set CONFIG_HID_GYRATION=m CONFIG_HID_ICADE=m CONFIG_HID_ITE=y # CONFIG_HID_JABRA is not set CONFIG_HID_TWINHAN=m CONFIG_HID_KENSINGTON=y CONFIG_HID_LCPOWER=m CONFIG_HID_LED=m # CONFIG_HID_LENOVO is not set CONFIG_HID_LOGITECH=y CONFIG_HID_LOGITECH_DJ=m CONFIG_HID_LOGITECH_HIDPP=m # CONFIG_LOGITECH_FF is not set # CONFIG_LOGIRUMBLEPAD2_FF is not set # CONFIG_LOGIG940_FF is not set # CONFIG_LOGIWHEELS_FF is not set CONFIG_HID_MAGICMOUSE=y # CONFIG_HID_MALTRON is not set # CONFIG_HID_MAYFLASH is not set CONFIG_HID_REDRAGON=y CONFIG_HID_MICROSOFT=y CONFIG_HID_MONTEREY=y CONFIG_HID_MULTITOUCH=m # CONFIG_HID_NTI is not set CONFIG_HID_NTRIG=y CONFIG_HID_ORTEK=m CONFIG_HID_PANTHERLORD=m # CONFIG_PANTHERLORD_FF is not set # CONFIG_HID_PENMOUNT is not set CONFIG_HID_PETALYNX=m CONFIG_HID_PICOLCD=m CONFIG_HID_PICOLCD_FB=y CONFIG_HID_PICOLCD_BACKLIGHT=y CONFIG_HID_PICOLCD_LCD=y CONFIG_HID_PICOLCD_LEDS=y CONFIG_HID_PICOLCD_CIR=y CONFIG_HID_PLANTRONICS=y CONFIG_HID_PRIMAX=m # CONFIG_HID_RETRODE is not set CONFIG_HID_ROCCAT=m CONFIG_HID_SAITEK=m CONFIG_HID_SAMSUNG=m CONFIG_HID_SONY=m # CONFIG_SONY_FF is not set CONFIG_HID_SPEEDLINK=m # CONFIG_HID_STEAM is not set CONFIG_HID_STEELSERIES=m CONFIG_HID_SUNPLUS=m CONFIG_HID_RMI=m CONFIG_HID_GREENASIA=m # CONFIG_GREENASIA_FF is not set CONFIG_HID_HYPERV_MOUSE=m CONFIG_HID_SMARTJOYPLUS=m # CONFIG_SMARTJOYPLUS_FF is not set CONFIG_HID_TIVO=m CONFIG_HID_TOPSEED=m CONFIG_HID_THINGM=m CONFIG_HID_THRUSTMASTER=m # CONFIG_THRUSTMASTER_FF is not set # CONFIG_HID_UDRAW_PS3 is not set CONFIG_HID_WACOM=m CONFIG_HID_WIIMOTE=m # CONFIG_HID_XINMO is not set CONFIG_HID_ZEROPLUS=m # CONFIG_ZEROPLUS_FF is not set CONFIG_HID_ZYDACRON=m CONFIG_HID_SENSOR_HUB=m CONFIG_HID_SENSOR_CUSTOM_SENSOR=m CONFIG_HID_ALPS=m # # USB HID support # CONFIG_USB_HID=y CONFIG_HID_PID=y CONFIG_USB_HIDDEV=y # # I2C HID support # CONFIG_I2C_HID=m # # Intel ISH HID support # CONFIG_INTEL_ISH_HID=y CONFIG_USB_OHCI_LITTLE_ENDIAN=y CONFIG_USB_SUPPORT=y CONFIG_USB_COMMON=y CONFIG_USB_ARCH_HAS_HCD=y CONFIG_USB=y CONFIG_USB_PCI=y CONFIG_USB_ANNOUNCE_NEW_DEVICES=y # # Miscellaneous USB options # CONFIG_USB_DEFAULT_PERSIST=y # CONFIG_USB_DYNAMIC_MINORS is not set # CONFIG_USB_OTG is not set # CONFIG_USB_OTG_WHITELIST is not set # CONFIG_USB_OTG_BLACKLIST_HUB is not set CONFIG_USB_LEDS_TRIGGER_USBPORT=m CONFIG_USB_AUTOSUSPEND_DELAY=2 CONFIG_USB_MON=y CONFIG_USB_WUSB=m CONFIG_USB_WUSB_CBAF=m # CONFIG_USB_WUSB_CBAF_DEBUG is not set # # USB Host Controller Drivers # # CONFIG_USB_C67X00_HCD is not set CONFIG_USB_XHCI_HCD=y # CONFIG_USB_XHCI_DBGCAP is not set CONFIG_USB_XHCI_PCI=y # CONFIG_USB_XHCI_PLATFORM is not set CONFIG_USB_EHCI_HCD=y CONFIG_USB_EHCI_ROOT_HUB_TT=y CONFIG_USB_EHCI_TT_NEWSCHED=y CONFIG_USB_EHCI_PCI=y # CONFIG_USB_EHCI_FSL is not set # CONFIG_USB_EHCI_HCD_PLATFORM is not set # CONFIG_USB_OXU210HP_HCD is not set # CONFIG_USB_ISP116X_HCD is not set # CONFIG_USB_FOTG210_HCD is not set # CONFIG_USB_MAX3421_HCD is not set CONFIG_USB_OHCI_HCD=y CONFIG_USB_OHCI_HCD_PCI=y # CONFIG_USB_OHCI_HCD_PLATFORM is not set CONFIG_USB_UHCI_HCD=y # CONFIG_USB_U132_HCD is not set # CONFIG_USB_SL811_HCD is not set # CONFIG_USB_R8A66597_HCD is not set # CONFIG_USB_WHCI_HCD is not set CONFIG_USB_HWA_HCD=m # CONFIG_USB_HCD_BCMA is not set # CONFIG_USB_HCD_SSB is not set # CONFIG_USB_HCD_TEST_MODE is not set # # USB Device Class drivers # CONFIG_USB_ACM=m CONFIG_USB_PRINTER=m CONFIG_USB_WDM=m CONFIG_USB_TMC=m # # NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may # # # also be needed; see USB_STORAGE Help for more info # CONFIG_USB_STORAGE=m # CONFIG_USB_STORAGE_DEBUG is not set CONFIG_USB_STORAGE_REALTEK=m CONFIG_REALTEK_AUTOPM=y CONFIG_USB_STORAGE_DATAFAB=m CONFIG_USB_STORAGE_FREECOM=m CONFIG_USB_STORAGE_ISD200=m CONFIG_USB_STORAGE_USBAT=m CONFIG_USB_STORAGE_SDDR09=m CONFIG_USB_STORAGE_SDDR55=m CONFIG_USB_STORAGE_JUMPSHOT=m CONFIG_USB_STORAGE_ALAUDA=m CONFIG_USB_STORAGE_ONETOUCH=m CONFIG_USB_STORAGE_KARMA=m CONFIG_USB_STORAGE_CYPRESS_ATACB=m CONFIG_USB_STORAGE_ENE_UB6250=m CONFIG_USB_UAS=m # # USB Imaging devices # CONFIG_USB_MDC800=m CONFIG_USB_MICROTEK=m CONFIG_USBIP_CORE=m # CONFIG_USBIP_VHCI_HCD is not set # CONFIG_USBIP_HOST is not set # CONFIG_USBIP_DEBUG is not set # CONFIG_USB_MUSB_HDRC is not set # CONFIG_USB_DWC3 is not set # CONFIG_USB_DWC2 is not set # CONFIG_USB_CHIPIDEA is not set # CONFIG_USB_ISP1760 is not set # # USB port drivers # CONFIG_USB_USS720=m CONFIG_USB_SERIAL=y CONFIG_USB_SERIAL_CONSOLE=y CONFIG_USB_SERIAL_GENERIC=y # CONFIG_USB_SERIAL_SIMPLE is not set CONFIG_USB_SERIAL_AIRCABLE=m CONFIG_USB_SERIAL_ARK3116=m CONFIG_USB_SERIAL_BELKIN=m CONFIG_USB_SERIAL_CH341=m CONFIG_USB_SERIAL_WHITEHEAT=m CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m CONFIG_USB_SERIAL_CP210X=m CONFIG_USB_SERIAL_CYPRESS_M8=m CONFIG_USB_SERIAL_EMPEG=m CONFIG_USB_SERIAL_FTDI_SIO=m CONFIG_USB_SERIAL_VISOR=m CONFIG_USB_SERIAL_IPAQ=m CONFIG_USB_SERIAL_IR=m CONFIG_USB_SERIAL_EDGEPORT=m CONFIG_USB_SERIAL_EDGEPORT_TI=m # CONFIG_USB_SERIAL_F81232 is not set # CONFIG_USB_SERIAL_F8153X is not set CONFIG_USB_SERIAL_GARMIN=m CONFIG_USB_SERIAL_IPW=m CONFIG_USB_SERIAL_IUU=m CONFIG_USB_SERIAL_KEYSPAN_PDA=m CONFIG_USB_SERIAL_KEYSPAN=m CONFIG_USB_SERIAL_KLSI=m CONFIG_USB_SERIAL_KOBIL_SCT=m CONFIG_USB_SERIAL_MCT_U232=m # CONFIG_USB_SERIAL_METRO is not set CONFIG_USB_SERIAL_MOS7720=m CONFIG_USB_SERIAL_MOS7715_PARPORT=y CONFIG_USB_SERIAL_MOS7840=m # CONFIG_USB_SERIAL_MXUPORT is not set CONFIG_USB_SERIAL_NAVMAN=m CONFIG_USB_SERIAL_PL2303=m CONFIG_USB_SERIAL_OTI6858=m CONFIG_USB_SERIAL_QCAUX=m CONFIG_USB_SERIAL_QUALCOMM=m CONFIG_USB_SERIAL_SPCP8X5=m CONFIG_USB_SERIAL_SAFE=m CONFIG_USB_SERIAL_SAFE_PADDED=y CONFIG_USB_SERIAL_SIERRAWIRELESS=m CONFIG_USB_SERIAL_SYMBOL=m # CONFIG_USB_SERIAL_TI is not set CONFIG_USB_SERIAL_CYBERJACK=m CONFIG_USB_SERIAL_XIRCOM=m CONFIG_USB_SERIAL_WWAN=m CONFIG_USB_SERIAL_OPTION=m CONFIG_USB_SERIAL_OMNINET=m CONFIG_USB_SERIAL_OPTICON=m CONFIG_USB_SERIAL_XSENS_MT=m # CONFIG_USB_SERIAL_WISHBONE is not set CONFIG_USB_SERIAL_SSU100=m CONFIG_USB_SERIAL_QT2=m # CONFIG_USB_SERIAL_UPD78F0730 is not set CONFIG_USB_SERIAL_DEBUG=m # # USB Miscellaneous drivers # CONFIG_USB_EMI62=m CONFIG_USB_EMI26=m CONFIG_USB_ADUTUX=m CONFIG_USB_SEVSEG=m # CONFIG_USB_RIO500 is not set CONFIG_USB_LEGOTOWER=m CONFIG_USB_LCD=m # CONFIG_USB_CYPRESS_CY7C63 is not set # CONFIG_USB_CYTHERM is not set CONFIG_USB_IDMOUSE=m CONFIG_USB_FTDI_ELAN=m CONFIG_USB_APPLEDISPLAY=m CONFIG_USB_SISUSBVGA=m CONFIG_USB_SISUSBVGA_CON=y CONFIG_USB_LD=m # CONFIG_USB_TRANCEVIBRATOR is not set CONFIG_USB_IOWARRIOR=m # CONFIG_USB_TEST is not set # CONFIG_USB_EHSET_TEST_FIXTURE is not set CONFIG_USB_ISIGHTFW=m # CONFIG_USB_YUREX is not set CONFIG_USB_EZUSB_FX2=m # CONFIG_USB_HUB_USB251XB is not set CONFIG_USB_HSIC_USB3503=m # CONFIG_USB_HSIC_USB4604 is not set # CONFIG_USB_LINK_LAYER_TEST is not set # CONFIG_USB_CHAOSKEY is not set CONFIG_USB_ATM=m CONFIG_USB_SPEEDTOUCH=m CONFIG_USB_CXACRU=m CONFIG_USB_UEAGLEATM=m CONFIG_USB_XUSBATM=m # # USB Physical Layer drivers # # CONFIG_NOP_USB_XCEIV is not set # CONFIG_USB_GPIO_VBUS is not set # CONFIG_USB_ISP1301 is not set # CONFIG_USB_GADGET is not set CONFIG_TYPEC=y # CONFIG_TYPEC_TCPM is not set CONFIG_TYPEC_UCSI=y # CONFIG_UCSI_CCG is not set CONFIG_UCSI_ACPI=y # CONFIG_TYPEC_TPS6598X is not set # # USB Type-C Multiplexer/DeMultiplexer Switch support # # CONFIG_TYPEC_MUX_PI3USB30532 is not set # # USB Type-C Alternate Mode drivers # # CONFIG_TYPEC_DP_ALTMODE is not set # CONFIG_USB_ROLE_SWITCH is not set # CONFIG_USB_LED_TRIG is not set # CONFIG_USB_ULPI_BUS is not set CONFIG_UWB=m CONFIG_UWB_HWA=m CONFIG_UWB_WHCI=m CONFIG_UWB_I1480U=m CONFIG_MMC=m CONFIG_MMC_BLOCK=m CONFIG_MMC_BLOCK_MINORS=8 CONFIG_SDIO_UART=m # CONFIG_MMC_TEST is not set # # MMC/SD/SDIO Host Controller Drivers # # CONFIG_MMC_DEBUG is not set CONFIG_MMC_SDHCI=m CONFIG_MMC_SDHCI_PCI=m CONFIG_MMC_RICOH_MMC=y CONFIG_MMC_SDHCI_ACPI=m CONFIG_MMC_SDHCI_PLTFM=m # CONFIG_MMC_SDHCI_F_SDH30 is not set # CONFIG_MMC_WBSD is not set CONFIG_MMC_TIFM_SD=m # CONFIG_MMC_SPI is not set CONFIG_MMC_CB710=m CONFIG_MMC_VIA_SDMMC=m CONFIG_MMC_VUB300=m CONFIG_MMC_USHC=m # CONFIG_MMC_USDHI6ROL0 is not set CONFIG_MMC_CQHCI=m # CONFIG_MMC_TOSHIBA_PCI is not set # CONFIG_MMC_MTK is not set # CONFIG_MMC_SDHCI_XENON is not set CONFIG_MEMSTICK=m # CONFIG_MEMSTICK_DEBUG is not set # # MemoryStick drivers # # CONFIG_MEMSTICK_UNSAFE_RESUME is not set CONFIG_MSPRO_BLOCK=m # CONFIG_MS_BLOCK is not set # # MemoryStick Host Controller Drivers # CONFIG_MEMSTICK_TIFM_MS=m CONFIG_MEMSTICK_JMICRON_38X=m CONFIG_MEMSTICK_R592=m CONFIG_NEW_LEDS=y CONFIG_LEDS_CLASS=y # CONFIG_LEDS_CLASS_FLASH is not set # CONFIG_LEDS_BRIGHTNESS_HW_CHANGED is not set # # LED drivers # # CONFIG_LEDS_APU is not set CONFIG_LEDS_LM3530=m # CONFIG_LEDS_LM3642 is not set # CONFIG_LEDS_PCA9532 is not set # CONFIG_LEDS_GPIO is not set CONFIG_LEDS_LP3944=m # CONFIG_LEDS_LP3952 is not set CONFIG_LEDS_LP55XX_COMMON=m CONFIG_LEDS_LP5521=m CONFIG_LEDS_LP5523=m CONFIG_LEDS_LP5562=m # CONFIG_LEDS_LP8501 is not set CONFIG_LEDS_CLEVO_MAIL=m # CONFIG_LEDS_PCA955X is not set # CONFIG_LEDS_PCA963X is not set # CONFIG_LEDS_DAC124S085 is not set # CONFIG_LEDS_PWM is not set # CONFIG_LEDS_BD2802 is not set CONFIG_LEDS_INTEL_SS4200=m CONFIG_LEDS_LT3593=m # CONFIG_LEDS_TCA6507 is not set # CONFIG_LEDS_TLC591XX is not set # CONFIG_LEDS_LM355x is not set # # LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM) # CONFIG_LEDS_BLINKM=m # CONFIG_LEDS_MLXCPLD is not set # CONFIG_LEDS_MLXREG is not set # CONFIG_LEDS_USER is not set # CONFIG_LEDS_NIC78BX is not set # # LED Triggers # CONFIG_LEDS_TRIGGERS=y CONFIG_LEDS_TRIGGER_TIMER=m CONFIG_LEDS_TRIGGER_ONESHOT=m # CONFIG_LEDS_TRIGGER_DISK is not set # CONFIG_LEDS_TRIGGER_MTD is not set CONFIG_LEDS_TRIGGER_HEARTBEAT=m CONFIG_LEDS_TRIGGER_BACKLIGHT=m # CONFIG_LEDS_TRIGGER_CPU is not set # CONFIG_LEDS_TRIGGER_ACTIVITY is not set CONFIG_LEDS_TRIGGER_GPIO=m CONFIG_LEDS_TRIGGER_DEFAULT_ON=m # # iptables trigger is under Netfilter config (LED target) # CONFIG_LEDS_TRIGGER_TRANSIENT=m CONFIG_LEDS_TRIGGER_CAMERA=m # CONFIG_LEDS_TRIGGER_PANIC is not set # CONFIG_LEDS_TRIGGER_NETDEV is not set # CONFIG_LEDS_TRIGGER_PATTERN is not set CONFIG_LEDS_TRIGGER_AUDIO=m # CONFIG_ACCESSIBILITY is not set # CONFIG_INFINIBAND is not set CONFIG_EDAC_ATOMIC_SCRUB=y CONFIG_EDAC_SUPPORT=y CONFIG_EDAC=y CONFIG_EDAC_LEGACY_SYSFS=y # CONFIG_EDAC_DEBUG is not set CONFIG_EDAC_DECODE_MCE=m CONFIG_EDAC_GHES=y CONFIG_EDAC_AMD64=m # CONFIG_EDAC_AMD64_ERROR_INJECTION is not set CONFIG_EDAC_E752X=m CONFIG_EDAC_I82975X=m CONFIG_EDAC_I3000=m CONFIG_EDAC_I3200=m CONFIG_EDAC_IE31200=m CONFIG_EDAC_X38=m CONFIG_EDAC_I5400=m CONFIG_EDAC_I7CORE=m CONFIG_EDAC_I5000=m CONFIG_EDAC_I5100=m CONFIG_EDAC_I7300=m CONFIG_EDAC_SBRIDGE=m CONFIG_EDAC_SKX=m # CONFIG_EDAC_I10NM is not set CONFIG_EDAC_PND2=m CONFIG_RTC_LIB=y CONFIG_RTC_MC146818_LIB=y CONFIG_RTC_CLASS=y CONFIG_RTC_HCTOSYS=y CONFIG_RTC_HCTOSYS_DEVICE="rtc0" # CONFIG_RTC_SYSTOHC is not set # CONFIG_RTC_DEBUG is not set CONFIG_RTC_NVMEM=y # # RTC interfaces # CONFIG_RTC_INTF_SYSFS=y CONFIG_RTC_INTF_PROC=y CONFIG_RTC_INTF_DEV=y # CONFIG_RTC_INTF_DEV_UIE_EMUL is not set # CONFIG_RTC_DRV_TEST is not set # # I2C RTC drivers # # CONFIG_RTC_DRV_ABB5ZES3 is not set # CONFIG_RTC_DRV_ABEOZ9 is not set # CONFIG_RTC_DRV_ABX80X is not set CONFIG_RTC_DRV_DS1307=m # CONFIG_RTC_DRV_DS1307_CENTURY is not set CONFIG_RTC_DRV_DS1374=m # CONFIG_RTC_DRV_DS1374_WDT is not set CONFIG_RTC_DRV_DS1672=m CONFIG_RTC_DRV_MAX6900=m CONFIG_RTC_DRV_RS5C372=m CONFIG_RTC_DRV_ISL1208=m CONFIG_RTC_DRV_ISL12022=m CONFIG_RTC_DRV_X1205=m CONFIG_RTC_DRV_PCF8523=m # CONFIG_RTC_DRV_PCF85063 is not set # CONFIG_RTC_DRV_PCF85363 is not set CONFIG_RTC_DRV_PCF8563=m CONFIG_RTC_DRV_PCF8583=m CONFIG_RTC_DRV_M41T80=m CONFIG_RTC_DRV_M41T80_WDT=y CONFIG_RTC_DRV_BQ32K=m # CONFIG_RTC_DRV_S35390A is not set CONFIG_RTC_DRV_FM3130=m # CONFIG_RTC_DRV_RX8010 is not set CONFIG_RTC_DRV_RX8581=m CONFIG_RTC_DRV_RX8025=m CONFIG_RTC_DRV_EM3027=m # CONFIG_RTC_DRV_RV3028 is not set # CONFIG_RTC_DRV_RV8803 is not set # CONFIG_RTC_DRV_SD3078 is not set # # SPI RTC drivers # # CONFIG_RTC_DRV_M41T93 is not set # CONFIG_RTC_DRV_M41T94 is not set # CONFIG_RTC_DRV_DS1302 is not set # CONFIG_RTC_DRV_DS1305 is not set # CONFIG_RTC_DRV_DS1343 is not set # CONFIG_RTC_DRV_DS1347 is not set # CONFIG_RTC_DRV_DS1390 is not set # CONFIG_RTC_DRV_MAX6916 is not set # CONFIG_RTC_DRV_R9701 is not set CONFIG_RTC_DRV_RX4581=m # CONFIG_RTC_DRV_RX6110 is not set # CONFIG_RTC_DRV_RS5C348 is not set # CONFIG_RTC_DRV_MAX6902 is not set # CONFIG_RTC_DRV_PCF2123 is not set # CONFIG_RTC_DRV_MCP795 is not set CONFIG_RTC_I2C_AND_SPI=y # # SPI and I2C RTC drivers # CONFIG_RTC_DRV_DS3232=m CONFIG_RTC_DRV_DS3232_HWMON=y # CONFIG_RTC_DRV_PCF2127 is not set CONFIG_RTC_DRV_RV3029C2=m CONFIG_RTC_DRV_RV3029_HWMON=y # # Platform RTC drivers # CONFIG_RTC_DRV_CMOS=y CONFIG_RTC_DRV_DS1286=m CONFIG_RTC_DRV_DS1511=m CONFIG_RTC_DRV_DS1553=m # CONFIG_RTC_DRV_DS1685_FAMILY is not set CONFIG_RTC_DRV_DS1742=m CONFIG_RTC_DRV_DS2404=m CONFIG_RTC_DRV_STK17TA8=m # CONFIG_RTC_DRV_M48T86 is not set CONFIG_RTC_DRV_M48T35=m CONFIG_RTC_DRV_M48T59=m CONFIG_RTC_DRV_MSM6242=m CONFIG_RTC_DRV_BQ4802=m CONFIG_RTC_DRV_RP5C01=m CONFIG_RTC_DRV_V3020=m # # on-CPU RTC drivers # # CONFIG_RTC_DRV_FTRTC010 is not set # # HID Sensor RTC drivers # # CONFIG_RTC_DRV_HID_SENSOR_TIME is not set CONFIG_DMADEVICES=y # CONFIG_DMADEVICES_DEBUG is not set # # DMA Devices # CONFIG_DMA_ENGINE=y CONFIG_DMA_VIRTUAL_CHANNELS=y CONFIG_DMA_ACPI=y # CONFIG_ALTERA_MSGDMA is not set # CONFIG_INTEL_IDMA64 is not set CONFIG_INTEL_IOATDMA=m # CONFIG_QCOM_HIDMA_MGMT is not set # CONFIG_QCOM_HIDMA is not set CONFIG_DW_DMAC_CORE=y CONFIG_DW_DMAC=m CONFIG_DW_DMAC_PCI=y CONFIG_HSU_DMA=y # # DMA Clients # CONFIG_ASYNC_TX_DMA=y # CONFIG_DMATEST is not set CONFIG_DMA_ENGINE_RAID=y # # DMABUF options # CONFIG_SYNC_FILE=y CONFIG_SW_SYNC=y # CONFIG_UDMABUF is not set CONFIG_DCA=m CONFIG_AUXDISPLAY=y # CONFIG_HD44780 is not set CONFIG_KS0108=m CONFIG_KS0108_PORT=0x378 CONFIG_KS0108_DELAY=2 CONFIG_CFAG12864B=m CONFIG_CFAG12864B_RATE=20 # CONFIG_IMG_ASCII_LCD is not set # CONFIG_PARPORT_PANEL is not set # CONFIG_CHARLCD_BL_OFF is not set # CONFIG_CHARLCD_BL_ON is not set CONFIG_CHARLCD_BL_FLASH=y # CONFIG_PANEL is not set CONFIG_UIO=m CONFIG_UIO_CIF=m CONFIG_UIO_PDRV_GENIRQ=m # CONFIG_UIO_DMEM_GENIRQ is not set CONFIG_UIO_AEC=m CONFIG_UIO_SERCOS3=m CONFIG_UIO_PCI_GENERIC=m # CONFIG_UIO_NETX is not set # CONFIG_UIO_PRUSS is not set # CONFIG_UIO_MF624 is not set CONFIG_UIO_HV_GENERIC=m CONFIG_VFIO_IOMMU_TYPE1=m CONFIG_VFIO_VIRQFD=m CONFIG_VFIO=m CONFIG_VFIO_NOIOMMU=y CONFIG_VFIO_PCI=m # CONFIG_VFIO_PCI_VGA is not set CONFIG_VFIO_PCI_MMAP=y CONFIG_VFIO_PCI_INTX=y # CONFIG_VFIO_PCI_IGD is not set CONFIG_VFIO_MDEV=m CONFIG_VFIO_MDEV_DEVICE=m CONFIG_IRQ_BYPASS_MANAGER=m # CONFIG_VIRT_DRIVERS is not set CONFIG_VIRTIO=y CONFIG_VIRTIO_MENU=y CONFIG_VIRTIO_PCI=y CONFIG_VIRTIO_PCI_LEGACY=y CONFIG_VIRTIO_BALLOON=y CONFIG_VIRTIO_INPUT=m # CONFIG_VIRTIO_MMIO is not set # # Microsoft Hyper-V guest support # CONFIG_HYPERV=m CONFIG_HYPERV_TSCPAGE=y CONFIG_HYPERV_UTILS=m CONFIG_HYPERV_BALLOON=m # # Xen driver support # CONFIG_XEN_BALLOON=y # CONFIG_XEN_SELFBALLOONING is not set # CONFIG_XEN_BALLOON_MEMORY_HOTPLUG is not set CONFIG_XEN_SCRUB_PAGES_DEFAULT=y CONFIG_XEN_DEV_EVTCHN=m # CONFIG_XEN_BACKEND is not set CONFIG_XENFS=m CONFIG_XEN_COMPAT_XENFS=y CONFIG_XEN_SYS_HYPERVISOR=y CONFIG_XEN_XENBUS_FRONTEND=y # CONFIG_XEN_GNTDEV is not set # CONFIG_XEN_GRANT_DEV_ALLOC is not set # CONFIG_XEN_GRANT_DMA_ALLOC is not set CONFIG_SWIOTLB_XEN=y CONFIG_XEN_TMEM=m # CONFIG_XEN_PVCALLS_FRONTEND is not set CONFIG_XEN_PRIVCMD=m CONFIG_XEN_HAVE_PVMMU=y CONFIG_XEN_EFI=y CONFIG_XEN_AUTO_XLATE=y CONFIG_XEN_ACPI=y CONFIG_XEN_HAVE_VPMU=y CONFIG_STAGING=y # CONFIG_PRISM2_USB is not set # CONFIG_COMEDI is not set # CONFIG_RTL8192U is not set CONFIG_RTLLIB=m CONFIG_RTLLIB_CRYPTO_CCMP=m CONFIG_RTLLIB_CRYPTO_TKIP=m CONFIG_RTLLIB_CRYPTO_WEP=m CONFIG_RTL8192E=m # CONFIG_RTL8723BS is not set CONFIG_R8712U=m # CONFIG_R8188EU is not set # CONFIG_R8822BE is not set # CONFIG_RTS5208 is not set # CONFIG_VT6655 is not set # CONFIG_VT6656 is not set # # IIO staging drivers # # # Accelerometers # # CONFIG_ADIS16203 is not set # CONFIG_ADIS16240 is not set # # Analog to digital converters # # CONFIG_AD7780 is not set # CONFIG_AD7816 is not set # CONFIG_AD7192 is not set # CONFIG_AD7280 is not set # # Analog digital bi-direction converters # # CONFIG_ADT7316 is not set # # Capacitance to digital converters # # CONFIG_AD7150 is not set # CONFIG_AD7746 is not set # # Direct Digital Synthesis # # CONFIG_AD9832 is not set # CONFIG_AD9834 is not set # # Network Analyzer, Impedance Converters # # CONFIG_AD5933 is not set # # Active energy metering IC # # CONFIG_ADE7854 is not set # # Resolver to digital converters # # CONFIG_AD2S1210 is not set # CONFIG_FB_SM750 is not set # # Speakup console speech # # CONFIG_SPEAKUP is not set # CONFIG_STAGING_MEDIA is not set # # Android # # CONFIG_LTE_GDM724X is not set CONFIG_FIREWIRE_SERIAL=m CONFIG_FWTTY_MAX_TOTAL_PORTS=64 CONFIG_FWTTY_MAX_CARD_PORTS=32 # CONFIG_GS_FPGABOOT is not set # CONFIG_UNISYSSPAR is not set # CONFIG_FB_TFT is not set # CONFIG_WILC1000_SDIO is not set # CONFIG_WILC1000_SPI is not set # CONFIG_MOST is not set # CONFIG_KS7010 is not set # CONFIG_GREYBUS is not set # CONFIG_DRM_VBOXVIDEO is not set # CONFIG_PI433 is not set # # Gasket devices # # CONFIG_STAGING_GASKET_FRAMEWORK is not set # CONFIG_EROFS_FS is not set CONFIG_X86_PLATFORM_DEVICES=y CONFIG_ACER_WMI=m # CONFIG_ACER_WIRELESS is not set CONFIG_ACERHDF=m # CONFIG_ALIENWARE_WMI is not set CONFIG_ASUS_LAPTOP=m CONFIG_DCDBAS=m CONFIG_DELL_SMBIOS=m CONFIG_DELL_SMBIOS_WMI=y CONFIG_DELL_SMBIOS_SMM=y CONFIG_DELL_LAPTOP=m CONFIG_DELL_WMI=m CONFIG_DELL_WMI_DESCRIPTOR=m CONFIG_DELL_WMI_AIO=m # CONFIG_DELL_WMI_LED is not set CONFIG_DELL_SMO8800=m CONFIG_DELL_RBTN=m CONFIG_DELL_RBU=m CONFIG_FUJITSU_LAPTOP=m CONFIG_FUJITSU_TABLET=m CONFIG_AMILO_RFKILL=m # CONFIG_GPD_POCKET_FAN is not set CONFIG_HP_ACCEL=m CONFIG_HP_WIRELESS=m CONFIG_HP_WMI=m # CONFIG_LG_LAPTOP is not set CONFIG_MSI_LAPTOP=m CONFIG_PANASONIC_LAPTOP=m CONFIG_COMPAL_LAPTOP=m CONFIG_SONY_LAPTOP=m CONFIG_SONYPI_COMPAT=y CONFIG_IDEAPAD_LAPTOP=m # CONFIG_SURFACE3_WMI is not set CONFIG_THINKPAD_ACPI=m CONFIG_THINKPAD_ACPI_ALSA_SUPPORT=y # CONFIG_THINKPAD_ACPI_DEBUGFACILITIES is not set # CONFIG_THINKPAD_ACPI_DEBUG is not set # CONFIG_THINKPAD_ACPI_UNSAFE_LEDS is not set CONFIG_THINKPAD_ACPI_VIDEO=y CONFIG_THINKPAD_ACPI_HOTKEY_POLL=y CONFIG_SENSORS_HDAPS=m # CONFIG_INTEL_MENLOW is not set CONFIG_EEEPC_LAPTOP=m CONFIG_ASUS_WMI=m CONFIG_ASUS_NB_WMI=m CONFIG_EEEPC_WMI=m # CONFIG_ASUS_WIRELESS is not set CONFIG_ACPI_WMI=m CONFIG_WMI_BMOF=m CONFIG_INTEL_WMI_THUNDERBOLT=m CONFIG_MSI_WMI=m # CONFIG_PEAQ_WMI is not set CONFIG_TOPSTAR_LAPTOP=m CONFIG_ACPI_TOSHIBA=m CONFIG_TOSHIBA_BT_RFKILL=m # CONFIG_TOSHIBA_HAPS is not set # CONFIG_TOSHIBA_WMI is not set CONFIG_ACPI_CMPC=m # CONFIG_INTEL_INT0002_VGPIO is not set CONFIG_INTEL_HID_EVENT=m CONFIG_INTEL_VBTN=m CONFIG_INTEL_IPS=m CONFIG_INTEL_PMC_CORE=m # CONFIG_IBM_RTL is not set CONFIG_SAMSUNG_LAPTOP=m CONFIG_MXM_WMI=m CONFIG_INTEL_OAKTRAIL=m CONFIG_SAMSUNG_Q10=m CONFIG_APPLE_GMUX=m # CONFIG_INTEL_RST is not set # CONFIG_INTEL_SMARTCONNECT is not set # CONFIG_INTEL_PMC_IPC is not set # CONFIG_SURFACE_PRO3_BUTTON is not set # CONFIG_INTEL_PUNIT_IPC is not set # CONFIG_MLX_PLATFORM is not set # CONFIG_INTEL_TURBO_MAX_3 is not set # CONFIG_I2C_MULTI_INSTANTIATE is not set # CONFIG_INTEL_ATOMISP2_PM is not set # CONFIG_HUAWEI_WMI is not set # CONFIG_PCENGINES_APU2 is not set CONFIG_PMC_ATOM=y # CONFIG_CHROME_PLATFORMS is not set # CONFIG_MELLANOX_PLATFORM is not set CONFIG_CLKDEV_LOOKUP=y CONFIG_HAVE_CLK_PREPARE=y CONFIG_COMMON_CLK=y # # Common Clock Framework # # CONFIG_COMMON_CLK_MAX9485 is not set # CONFIG_COMMON_CLK_SI5351 is not set # CONFIG_COMMON_CLK_SI544 is not set # CONFIG_COMMON_CLK_CDCE706 is not set # CONFIG_COMMON_CLK_CS2000_CP is not set # CONFIG_COMMON_CLK_PWM is not set # CONFIG_HWSPINLOCK is not set # # Clock Source drivers # CONFIG_CLKEVT_I8253=y CONFIG_I8253_LOCK=y CONFIG_CLKBLD_I8253=y CONFIG_MAILBOX=y CONFIG_PCC=y # CONFIG_ALTERA_MBOX is not set CONFIG_IOMMU_IOVA=y CONFIG_IOMMU_API=y CONFIG_IOMMU_SUPPORT=y # # Generic IOMMU Pagetable Support # # CONFIG_IOMMU_DEBUGFS is not set # CONFIG_IOMMU_DEFAULT_PASSTHROUGH is not set CONFIG_AMD_IOMMU=y CONFIG_AMD_IOMMU_V2=m CONFIG_DMAR_TABLE=y CONFIG_INTEL_IOMMU=y # CONFIG_INTEL_IOMMU_SVM is not set # CONFIG_INTEL_IOMMU_DEFAULT_ON is not set CONFIG_INTEL_IOMMU_FLOPPY_WA=y CONFIG_IRQ_REMAP=y CONFIG_HYPERV_IOMMU=y # # Remoteproc drivers # # CONFIG_REMOTEPROC is not set # # Rpmsg drivers # # CONFIG_RPMSG_QCOM_GLINK_RPM is not set # CONFIG_RPMSG_VIRTIO is not set # CONFIG_SOUNDWIRE is not set # # SOC (System On Chip) specific Drivers # # # Amlogic SoC drivers # # # Broadcom SoC drivers # # # NXP/Freescale QorIQ SoC drivers # # # i.MX SoC drivers # # # Qualcomm SoC drivers # # CONFIG_SOC_TI is not set # # Xilinx SoC drivers # # CONFIG_XILINX_VCU is not set CONFIG_PM_DEVFREQ=y # # DEVFREQ Governors # CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=m # CONFIG_DEVFREQ_GOV_PERFORMANCE is not set # CONFIG_DEVFREQ_GOV_POWERSAVE is not set # CONFIG_DEVFREQ_GOV_USERSPACE is not set # CONFIG_DEVFREQ_GOV_PASSIVE is not set # # DEVFREQ Drivers # # CONFIG_PM_DEVFREQ_EVENT is not set # CONFIG_EXTCON is not set # CONFIG_MEMORY is not set CONFIG_IIO=y CONFIG_IIO_BUFFER=y CONFIG_IIO_BUFFER_CB=y # CONFIG_IIO_BUFFER_HW_CONSUMER is not set CONFIG_IIO_KFIFO_BUF=y CONFIG_IIO_TRIGGERED_BUFFER=m # CONFIG_IIO_CONFIGFS is not set CONFIG_IIO_TRIGGER=y CONFIG_IIO_CONSUMERS_PER_TRIGGER=2 # CONFIG_IIO_SW_DEVICE is not set # CONFIG_IIO_SW_TRIGGER is not set # # Accelerometers # # CONFIG_ADIS16201 is not set # CONFIG_ADIS16209 is not set # CONFIG_ADXL345_I2C is not set # CONFIG_ADXL345_SPI is not set # CONFIG_ADXL372_SPI is not set # CONFIG_ADXL372_I2C is not set # CONFIG_BMA180 is not set # CONFIG_BMA220 is not set # CONFIG_BMC150_ACCEL is not set # CONFIG_DA280 is not set # CONFIG_DA311 is not set # CONFIG_DMARD09 is not set # CONFIG_DMARD10 is not set CONFIG_HID_SENSOR_ACCEL_3D=m # CONFIG_IIO_CROS_EC_ACCEL_LEGACY is not set # CONFIG_IIO_ST_ACCEL_3AXIS is not set # CONFIG_KXSD9 is not set # CONFIG_KXCJK1013 is not set # CONFIG_MC3230 is not set # CONFIG_MMA7455_I2C is not set # CONFIG_MMA7455_SPI is not set # CONFIG_MMA7660 is not set # CONFIG_MMA8452 is not set # CONFIG_MMA9551 is not set # CONFIG_MMA9553 is not set # CONFIG_MXC4005 is not set # CONFIG_MXC6255 is not set # CONFIG_SCA3000 is not set # CONFIG_STK8312 is not set # CONFIG_STK8BA50 is not set # # Analog to digital converters # # CONFIG_AD7124 is not set # CONFIG_AD7266 is not set # CONFIG_AD7291 is not set # CONFIG_AD7298 is not set # CONFIG_AD7476 is not set # CONFIG_AD7606_IFACE_PARALLEL is not set # CONFIG_AD7606_IFACE_SPI is not set # CONFIG_AD7766 is not set # CONFIG_AD7768_1 is not set # CONFIG_AD7791 is not set # CONFIG_AD7793 is not set # CONFIG_AD7887 is not set # CONFIG_AD7923 is not set # CONFIG_AD7949 is not set # CONFIG_AD799X is not set # CONFIG_HI8435 is not set # CONFIG_HX711 is not set # CONFIG_INA2XX_ADC is not set # CONFIG_LTC2471 is not set # CONFIG_LTC2485 is not set # CONFIG_LTC2497 is not set # CONFIG_MAX1027 is not set # CONFIG_MAX11100 is not set # CONFIG_MAX1118 is not set # CONFIG_MAX1363 is not set # CONFIG_MAX9611 is not set # CONFIG_MCP320X is not set # CONFIG_MCP3422 is not set # CONFIG_MCP3911 is not set # CONFIG_NAU7802 is not set # CONFIG_TI_ADC081C is not set # CONFIG_TI_ADC0832 is not set # CONFIG_TI_ADC084S021 is not set # CONFIG_TI_ADC12138 is not set # CONFIG_TI_ADC108S102 is not set # CONFIG_TI_ADC128S052 is not set # CONFIG_TI_ADC161S626 is not set # CONFIG_TI_ADS1015 is not set # CONFIG_TI_ADS7950 is not set # CONFIG_TI_TLC4541 is not set # CONFIG_VIPERBOARD_ADC is not set # # Analog Front Ends # # # Amplifiers # # CONFIG_AD8366 is not set # # Chemical Sensors # # CONFIG_ATLAS_PH_SENSOR is not set # CONFIG_BME680 is not set # CONFIG_CCS811 is not set # CONFIG_IAQCORE is not set # CONFIG_SPS30 is not set # CONFIG_VZ89X is not set # # Hid Sensor IIO Common # CONFIG_HID_SENSOR_IIO_COMMON=m CONFIG_HID_SENSOR_IIO_TRIGGER=m # # SSP Sensor Common # # CONFIG_IIO_SSP_SENSORHUB is not set # # Counters # # # Digital to analog converters # # CONFIG_AD5064 is not set # CONFIG_AD5360 is not set # CONFIG_AD5380 is not set # CONFIG_AD5421 is not set # CONFIG_AD5446 is not set # CONFIG_AD5449 is not set # CONFIG_AD5592R is not set # CONFIG_AD5593R is not set # CONFIG_AD5504 is not set # CONFIG_AD5624R_SPI is not set # CONFIG_LTC1660 is not set # CONFIG_LTC2632 is not set # CONFIG_AD5686_SPI is not set # CONFIG_AD5696_I2C is not set # CONFIG_AD5755 is not set # CONFIG_AD5758 is not set # CONFIG_AD5761 is not set # CONFIG_AD5764 is not set # CONFIG_AD5791 is not set # CONFIG_AD7303 is not set # CONFIG_AD8801 is not set # CONFIG_DS4424 is not set # CONFIG_M62332 is not set # CONFIG_MAX517 is not set # CONFIG_MCP4725 is not set # CONFIG_MCP4922 is not set # CONFIG_TI_DAC082S085 is not set # CONFIG_TI_DAC5571 is not set # CONFIG_TI_DAC7311 is not set # CONFIG_TI_DAC7612 is not set # # IIO dummy driver # # # Frequency Synthesizers DDS/PLL # # # Clock Generator/Distribution # # CONFIG_AD9523 is not set # # Phase-Locked Loop (PLL) frequency synthesizers # # CONFIG_ADF4350 is not set # # Digital gyroscope sensors # # CONFIG_ADIS16080 is not set # CONFIG_ADIS16130 is not set # CONFIG_ADIS16136 is not set # CONFIG_ADIS16260 is not set # CONFIG_ADXRS450 is not set # CONFIG_BMG160 is not set CONFIG_HID_SENSOR_GYRO_3D=m # CONFIG_MPU3050_I2C is not set # CONFIG_IIO_ST_GYRO_3AXIS is not set # CONFIG_ITG3200 is not set # # Health Sensors # # # Heart Rate Monitors # # CONFIG_AFE4403 is not set # CONFIG_AFE4404 is not set # CONFIG_MAX30100 is not set # CONFIG_MAX30102 is not set # # Humidity sensors # # CONFIG_AM2315 is not set # CONFIG_DHT11 is not set # CONFIG_HDC100X is not set # CONFIG_HID_SENSOR_HUMIDITY is not set # CONFIG_HTS221 is not set # CONFIG_HTU21 is not set # CONFIG_SI7005 is not set # CONFIG_SI7020 is not set # # Inertial measurement units # # CONFIG_ADIS16400 is not set # CONFIG_ADIS16480 is not set # CONFIG_BMI160_I2C is not set # CONFIG_BMI160_SPI is not set # CONFIG_KMX61 is not set # CONFIG_INV_MPU6050_I2C is not set # CONFIG_INV_MPU6050_SPI is not set # CONFIG_IIO_ST_LSM6DSX is not set # # Light sensors # # CONFIG_ACPI_ALS is not set # CONFIG_ADJD_S311 is not set # CONFIG_AL3320A is not set # CONFIG_APDS9300 is not set # CONFIG_APDS9960 is not set # CONFIG_BH1750 is not set # CONFIG_BH1780 is not set # CONFIG_CM32181 is not set # CONFIG_CM3232 is not set # CONFIG_CM3323 is not set # CONFIG_CM36651 is not set # CONFIG_GP2AP020A00F is not set # CONFIG_SENSORS_ISL29018 is not set # CONFIG_SENSORS_ISL29028 is not set # CONFIG_ISL29125 is not set CONFIG_HID_SENSOR_ALS=m CONFIG_HID_SENSOR_PROX=m # CONFIG_JSA1212 is not set # CONFIG_RPR0521 is not set # CONFIG_LTR501 is not set # CONFIG_LV0104CS is not set # CONFIG_MAX44000 is not set # CONFIG_MAX44009 is not set # CONFIG_OPT3001 is not set # CONFIG_PA12203001 is not set # CONFIG_SI1133 is not set # CONFIG_SI1145 is not set # CONFIG_STK3310 is not set # CONFIG_ST_UVIS25 is not set # CONFIG_TCS3414 is not set # CONFIG_TCS3472 is not set # CONFIG_SENSORS_TSL2563 is not set # CONFIG_TSL2583 is not set # CONFIG_TSL2772 is not set # CONFIG_TSL4531 is not set # CONFIG_US5182D is not set # CONFIG_VCNL4000 is not set # CONFIG_VCNL4035 is not set # CONFIG_VEML6070 is not set # CONFIG_VL6180 is not set # CONFIG_ZOPT2201 is not set # # Magnetometer sensors # # CONFIG_AK8975 is not set # CONFIG_AK09911 is not set # CONFIG_BMC150_MAGN_I2C is not set # CONFIG_BMC150_MAGN_SPI is not set # CONFIG_MAG3110 is not set CONFIG_HID_SENSOR_MAGNETOMETER_3D=m # CONFIG_MMC35240 is not set # CONFIG_IIO_ST_MAGN_3AXIS is not set # CONFIG_SENSORS_HMC5843_I2C is not set # CONFIG_SENSORS_HMC5843_SPI is not set # CONFIG_SENSORS_RM3100_I2C is not set # CONFIG_SENSORS_RM3100_SPI is not set # # Multiplexers # # # Inclinometer sensors # CONFIG_HID_SENSOR_INCLINOMETER_3D=m CONFIG_HID_SENSOR_DEVICE_ROTATION=m # # Triggers - standalone # # CONFIG_IIO_INTERRUPT_TRIGGER is not set # CONFIG_IIO_SYSFS_TRIGGER is not set # # Digital potentiometers # # CONFIG_AD5272 is not set # CONFIG_DS1803 is not set # CONFIG_MAX5481 is not set # CONFIG_MAX5487 is not set # CONFIG_MCP4018 is not set # CONFIG_MCP4131 is not set # CONFIG_MCP4531 is not set # CONFIG_MCP41010 is not set # CONFIG_TPL0102 is not set # # Digital potentiostats # # CONFIG_LMP91000 is not set # # Pressure sensors # # CONFIG_ABP060MG is not set # CONFIG_BMP280 is not set CONFIG_HID_SENSOR_PRESS=m # CONFIG_HP03 is not set # CONFIG_MPL115_I2C is not set # CONFIG_MPL115_SPI is not set # CONFIG_MPL3115 is not set # CONFIG_MS5611 is not set # CONFIG_MS5637 is not set # CONFIG_IIO_ST_PRESS is not set # CONFIG_T5403 is not set # CONFIG_HP206C is not set # CONFIG_ZPA2326 is not set # # Lightning sensors # # CONFIG_AS3935 is not set # # Proximity and distance sensors # # CONFIG_ISL29501 is not set # CONFIG_LIDAR_LITE_V2 is not set # CONFIG_RFD77402 is not set # CONFIG_SRF04 is not set # CONFIG_SX9500 is not set # CONFIG_SRF08 is not set # CONFIG_VL53L0X_I2C is not set # # Resolver to digital converters # # CONFIG_AD2S90 is not set # CONFIG_AD2S1200 is not set # # Temperature sensors # # CONFIG_MAXIM_THERMOCOUPLE is not set # CONFIG_HID_SENSOR_TEMP is not set # CONFIG_MLX90614 is not set # CONFIG_MLX90632 is not set # CONFIG_TMP006 is not set # CONFIG_TMP007 is not set # CONFIG_TSYS01 is not set # CONFIG_TSYS02D is not set CONFIG_NTB=m CONFIG_NTB_AMD=m # CONFIG_NTB_IDT is not set # CONFIG_NTB_INTEL is not set # CONFIG_NTB_SWITCHTEC is not set # CONFIG_NTB_PINGPONG is not set # CONFIG_NTB_TOOL is not set CONFIG_NTB_PERF=m CONFIG_NTB_TRANSPORT=m # CONFIG_VME_BUS is not set CONFIG_PWM=y CONFIG_PWM_SYSFS=y # CONFIG_PWM_LPSS_PCI is not set # CONFIG_PWM_LPSS_PLATFORM is not set # CONFIG_PWM_PCA9685 is not set # # IRQ chip support # CONFIG_ARM_GIC_MAX_NR=1 # CONFIG_IPACK_BUS is not set # CONFIG_RESET_CONTROLLER is not set # CONFIG_FMC is not set # # PHY Subsystem # CONFIG_GENERIC_PHY=y # CONFIG_BCM_KONA_USB2_PHY is not set # CONFIG_PHY_PXA_28NM_HSIC is not set # CONFIG_PHY_PXA_28NM_USB2 is not set # CONFIG_PHY_CPCAP_USB is not set CONFIG_POWERCAP=y CONFIG_INTEL_RAPL=m # CONFIG_IDLE_INJECT is not set # CONFIG_MCB is not set # # Performance monitor support # CONFIG_RAS=y # CONFIG_RAS_CEC is not set CONFIG_THUNDERBOLT=y # # Android # # CONFIG_ANDROID is not set CONFIG_LIBNVDIMM=m CONFIG_BLK_DEV_PMEM=m CONFIG_ND_BLK=m CONFIG_ND_CLAIM=y CONFIG_ND_BTT=m CONFIG_BTT=y CONFIG_ND_PFN=m CONFIG_NVDIMM_PFN=y CONFIG_NVDIMM_DAX=y CONFIG_NVDIMM_KEYS=y CONFIG_DAX_DRIVER=y CONFIG_DAX=y CONFIG_DEV_DAX=m CONFIG_DEV_DAX_PMEM=m CONFIG_DEV_DAX_KMEM=m CONFIG_DEV_DAX_PMEM_COMPAT=m CONFIG_NVMEM=y # # HW tracing support # # CONFIG_STM is not set # CONFIG_INTEL_TH is not set # CONFIG_FPGA is not set CONFIG_PM_OPP=y # CONFIG_UNISYS_VISORBUS is not set # CONFIG_SIOX is not set # CONFIG_SLIMBUS is not set # CONFIG_INTERCONNECT is not set # # File systems # CONFIG_DCACHE_WORD_ACCESS=y CONFIG_VALIDATE_FS_PARSER=y CONFIG_FS_IOMAP=y # CONFIG_EXT2_FS is not set # CONFIG_EXT3_FS is not set CONFIG_EXT4_FS=m CONFIG_EXT4_USE_FOR_EXT2=y CONFIG_EXT4_FS_POSIX_ACL=y CONFIG_EXT4_FS_SECURITY=y # CONFIG_EXT4_DEBUG is not set CONFIG_JBD2=m # CONFIG_JBD2_DEBUG is not set CONFIG_FS_MBCACHE=m # CONFIG_REISERFS_FS is not set # CONFIG_JFS_FS is not set CONFIG_XFS_FS=m CONFIG_XFS_QUOTA=y CONFIG_XFS_POSIX_ACL=y CONFIG_XFS_RT=y CONFIG_XFS_ONLINE_SCRUB=y CONFIG_XFS_ONLINE_REPAIR=y CONFIG_XFS_DEBUG=y CONFIG_XFS_ASSERT_FATAL=y CONFIG_GFS2_FS=m CONFIG_GFS2_FS_LOCKING_DLM=y CONFIG_OCFS2_FS=m CONFIG_OCFS2_FS_O2CB=m CONFIG_OCFS2_FS_USERSPACE_CLUSTER=m CONFIG_OCFS2_FS_STATS=y CONFIG_OCFS2_DEBUG_MASKLOG=y # CONFIG_OCFS2_DEBUG_FS is not set CONFIG_BTRFS_FS=m CONFIG_BTRFS_FS_POSIX_ACL=y # CONFIG_BTRFS_FS_CHECK_INTEGRITY is not set # CONFIG_BTRFS_FS_RUN_SANITY_TESTS is not set # CONFIG_BTRFS_DEBUG is not set # CONFIG_BTRFS_ASSERT is not set # CONFIG_BTRFS_FS_REF_VERIFY is not set # CONFIG_NILFS2_FS is not set CONFIG_F2FS_FS=m CONFIG_F2FS_STAT_FS=y CONFIG_F2FS_FS_XATTR=y CONFIG_F2FS_FS_POSIX_ACL=y # CONFIG_F2FS_FS_SECURITY is not set # CONFIG_F2FS_CHECK_FS is not set # CONFIG_F2FS_IO_TRACE is not set # CONFIG_F2FS_FAULT_INJECTION is not set CONFIG_FS_DAX=y CONFIG_FS_DAX_PMD=y CONFIG_FS_POSIX_ACL=y CONFIG_EXPORTFS=y CONFIG_EXPORTFS_BLOCK_OPS=y CONFIG_FILE_LOCKING=y CONFIG_MANDATORY_FILE_LOCKING=y CONFIG_FS_ENCRYPTION=y CONFIG_FSNOTIFY=y CONFIG_DNOTIFY=y CONFIG_INOTIFY_USER=y CONFIG_FANOTIFY=y CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y CONFIG_QUOTA=y CONFIG_QUOTA_NETLINK_INTERFACE=y CONFIG_PRINT_QUOTA_WARNING=y # CONFIG_QUOTA_DEBUG is not set CONFIG_QUOTA_TREE=y # CONFIG_QFMT_V1 is not set CONFIG_QFMT_V2=y CONFIG_QUOTACTL=y CONFIG_QUOTACTL_COMPAT=y CONFIG_AUTOFS4_FS=y CONFIG_AUTOFS_FS=y CONFIG_FUSE_FS=m CONFIG_CUSE=m CONFIG_OVERLAY_FS=m # CONFIG_OVERLAY_FS_REDIRECT_DIR is not set # CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set # CONFIG_OVERLAY_FS_INDEX is not set # CONFIG_OVERLAY_FS_XINO_AUTO is not set # CONFIG_OVERLAY_FS_METACOPY is not set # # Caches # CONFIG_FSCACHE=m CONFIG_FSCACHE_STATS=y # CONFIG_FSCACHE_HISTOGRAM is not set # CONFIG_FSCACHE_DEBUG is not set # CONFIG_FSCACHE_OBJECT_LIST is not set CONFIG_CACHEFILES=m # CONFIG_CACHEFILES_DEBUG is not set # CONFIG_CACHEFILES_HISTOGRAM is not set # # CD-ROM/DVD Filesystems # CONFIG_ISO9660_FS=m CONFIG_JOLIET=y CONFIG_ZISOFS=y CONFIG_UDF_FS=m # # DOS/FAT/NT Filesystems # CONFIG_FAT_FS=m CONFIG_MSDOS_FS=m CONFIG_VFAT_FS=m CONFIG_FAT_DEFAULT_CODEPAGE=437 CONFIG_FAT_DEFAULT_IOCHARSET="ascii" # CONFIG_FAT_DEFAULT_UTF8 is not set # CONFIG_NTFS_FS is not set # # Pseudo filesystems # CONFIG_PROC_FS=y CONFIG_PROC_KCORE=y CONFIG_PROC_VMCORE=y # CONFIG_PROC_VMCORE_DEVICE_DUMP is not set CONFIG_PROC_SYSCTL=y CONFIG_PROC_PAGE_MONITOR=y CONFIG_PROC_CHILDREN=y CONFIG_KERNFS=y CONFIG_SYSFS=y CONFIG_TMPFS=y CONFIG_TMPFS_POSIX_ACL=y CONFIG_TMPFS_XATTR=y CONFIG_HUGETLBFS=y CONFIG_HUGETLB_PAGE=y CONFIG_MEMFD_CREATE=y CONFIG_ARCH_HAS_GIGANTIC_PAGE=y CONFIG_CONFIGFS_FS=y CONFIG_EFIVAR_FS=y CONFIG_MISC_FILESYSTEMS=y # CONFIG_ORANGEFS_FS is not set # CONFIG_ADFS_FS is not set # CONFIG_AFFS_FS is not set # CONFIG_ECRYPT_FS is not set # CONFIG_HFS_FS is not set # CONFIG_HFSPLUS_FS is not set # CONFIG_BEFS_FS is not set # CONFIG_BFS_FS is not set # CONFIG_EFS_FS is not set # CONFIG_JFFS2_FS is not set # CONFIG_UBIFS_FS is not set CONFIG_CRAMFS=m CONFIG_CRAMFS_BLOCKDEV=y # CONFIG_CRAMFS_MTD is not set CONFIG_SQUASHFS=m CONFIG_SQUASHFS_FILE_CACHE=y # CONFIG_SQUASHFS_FILE_DIRECT is not set CONFIG_SQUASHFS_DECOMP_SINGLE=y # CONFIG_SQUASHFS_DECOMP_MULTI is not set # CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set CONFIG_SQUASHFS_XATTR=y CONFIG_SQUASHFS_ZLIB=y # CONFIG_SQUASHFS_LZ4 is not set CONFIG_SQUASHFS_LZO=y CONFIG_SQUASHFS_XZ=y # CONFIG_SQUASHFS_ZSTD is not set # CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set # CONFIG_SQUASHFS_EMBEDDED is not set CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3 # CONFIG_VXFS_FS is not set CONFIG_MINIX_FS=m # CONFIG_OMFS_FS is not set # CONFIG_HPFS_FS is not set # CONFIG_QNX4FS_FS is not set # CONFIG_QNX6FS_FS is not set # CONFIG_ROMFS_FS is not set CONFIG_PSTORE=y CONFIG_PSTORE_DEFLATE_COMPRESS=y # CONFIG_PSTORE_LZO_COMPRESS is not set # CONFIG_PSTORE_LZ4_COMPRESS is not set # CONFIG_PSTORE_LZ4HC_COMPRESS is not set # CONFIG_PSTORE_842_COMPRESS is not set # CONFIG_PSTORE_ZSTD_COMPRESS is not set CONFIG_PSTORE_COMPRESS=y CONFIG_PSTORE_DEFLATE_COMPRESS_DEFAULT=y CONFIG_PSTORE_COMPRESS_DEFAULT="deflate" CONFIG_PSTORE_CONSOLE=y CONFIG_PSTORE_PMSG=y # CONFIG_PSTORE_FTRACE is not set CONFIG_PSTORE_RAM=m # CONFIG_SYSV_FS is not set # CONFIG_UFS_FS is not set CONFIG_NETWORK_FILESYSTEMS=y CONFIG_NFS_FS=y # CONFIG_NFS_V2 is not set CONFIG_NFS_V3=y CONFIG_NFS_V3_ACL=y CONFIG_NFS_V4=m # CONFIG_NFS_SWAP is not set CONFIG_NFS_V4_1=y CONFIG_NFS_V4_2=y CONFIG_PNFS_FILE_LAYOUT=m CONFIG_PNFS_BLOCK=m CONFIG_PNFS_FLEXFILE_LAYOUT=m CONFIG_NFS_V4_1_IMPLEMENTATION_ID_DOMAIN="kernel.org" # CONFIG_NFS_V4_1_MIGRATION is not set CONFIG_NFS_V4_SECURITY_LABEL=y CONFIG_ROOT_NFS=y # CONFIG_NFS_USE_LEGACY_DNS is not set CONFIG_NFS_USE_KERNEL_DNS=y CONFIG_NFS_DEBUG=y CONFIG_NFSD=m CONFIG_NFSD_V2_ACL=y CONFIG_NFSD_V3=y CONFIG_NFSD_V3_ACL=y CONFIG_NFSD_V4=y CONFIG_NFSD_PNFS=y # CONFIG_NFSD_BLOCKLAYOUT is not set CONFIG_NFSD_SCSILAYOUT=y # CONFIG_NFSD_FLEXFILELAYOUT is not set CONFIG_NFSD_V4_SECURITY_LABEL=y # CONFIG_NFSD_FAULT_INJECTION is not set CONFIG_GRACE_PERIOD=y CONFIG_LOCKD=y CONFIG_LOCKD_V4=y CONFIG_NFS_ACL_SUPPORT=y CONFIG_NFS_COMMON=y CONFIG_SUNRPC=y CONFIG_SUNRPC_GSS=m CONFIG_SUNRPC_BACKCHANNEL=y CONFIG_RPCSEC_GSS_KRB5=m # CONFIG_CONFIG_SUNRPC_DISABLE_INSECURE_ENCTYPES is not set CONFIG_SUNRPC_DEBUG=y CONFIG_CEPH_FS=m # CONFIG_CEPH_FSCACHE is not set CONFIG_CEPH_FS_POSIX_ACL=y CONFIG_CIFS=m # CONFIG_CIFS_STATS2 is not set CONFIG_CIFS_ALLOW_INSECURE_LEGACY=y CONFIG_CIFS_WEAK_PW_HASH=y CONFIG_CIFS_UPCALL=y CONFIG_CIFS_XATTR=y CONFIG_CIFS_POSIX=y CONFIG_CIFS_ACL=y CONFIG_CIFS_DEBUG=y # CONFIG_CIFS_DEBUG2 is not set # CONFIG_CIFS_DEBUG_DUMP_KEYS is not set CONFIG_CIFS_DFS_UPCALL=y # CONFIG_CIFS_FSCACHE is not set # CONFIG_CODA_FS is not set # CONFIG_AFS_FS is not set CONFIG_9P_FS=y CONFIG_9P_FS_POSIX_ACL=y # CONFIG_9P_FS_SECURITY is not set CONFIG_NLS=y CONFIG_NLS_DEFAULT="utf8" CONFIG_NLS_CODEPAGE_437=y CONFIG_NLS_CODEPAGE_737=m CONFIG_NLS_CODEPAGE_775=m CONFIG_NLS_CODEPAGE_850=m CONFIG_NLS_CODEPAGE_852=m CONFIG_NLS_CODEPAGE_855=m CONFIG_NLS_CODEPAGE_857=m CONFIG_NLS_CODEPAGE_860=m CONFIG_NLS_CODEPAGE_861=m CONFIG_NLS_CODEPAGE_862=m CONFIG_NLS_CODEPAGE_863=m CONFIG_NLS_CODEPAGE_864=m CONFIG_NLS_CODEPAGE_865=m CONFIG_NLS_CODEPAGE_866=m CONFIG_NLS_CODEPAGE_869=m CONFIG_NLS_CODEPAGE_936=m CONFIG_NLS_CODEPAGE_950=m CONFIG_NLS_CODEPAGE_932=m CONFIG_NLS_CODEPAGE_949=m CONFIG_NLS_CODEPAGE_874=m CONFIG_NLS_ISO8859_8=m CONFIG_NLS_CODEPAGE_1250=m CONFIG_NLS_CODEPAGE_1251=m CONFIG_NLS_ASCII=y CONFIG_NLS_ISO8859_1=m CONFIG_NLS_ISO8859_2=m CONFIG_NLS_ISO8859_3=m CONFIG_NLS_ISO8859_4=m CONFIG_NLS_ISO8859_5=m CONFIG_NLS_ISO8859_6=m CONFIG_NLS_ISO8859_7=m CONFIG_NLS_ISO8859_9=m CONFIG_NLS_ISO8859_13=m CONFIG_NLS_ISO8859_14=m CONFIG_NLS_ISO8859_15=m CONFIG_NLS_KOI8_R=m CONFIG_NLS_KOI8_U=m CONFIG_NLS_MAC_ROMAN=m CONFIG_NLS_MAC_CELTIC=m CONFIG_NLS_MAC_CENTEURO=m CONFIG_NLS_MAC_CROATIAN=m CONFIG_NLS_MAC_CYRILLIC=m CONFIG_NLS_MAC_GAELIC=m CONFIG_NLS_MAC_GREEK=m CONFIG_NLS_MAC_ICELAND=m CONFIG_NLS_MAC_INUIT=m CONFIG_NLS_MAC_ROMANIAN=m CONFIG_NLS_MAC_TURKISH=m CONFIG_NLS_UTF8=m CONFIG_DLM=m CONFIG_DLM_DEBUG=y # # Security options # CONFIG_KEYS=y CONFIG_KEYS_COMPAT=y CONFIG_PERSISTENT_KEYRINGS=y CONFIG_BIG_KEYS=y CONFIG_TRUSTED_KEYS=y CONFIG_ENCRYPTED_KEYS=y # CONFIG_KEY_DH_OPERATIONS is not set # CONFIG_SECURITY_DMESG_RESTRICT is not set CONFIG_SECURITY=y CONFIG_SECURITY_WRITABLE_HOOKS=y CONFIG_SECURITYFS=y CONFIG_SECURITY_NETWORK=y CONFIG_PAGE_TABLE_ISOLATION=y CONFIG_SECURITY_NETWORK_XFRM=y CONFIG_SECURITY_PATH=y CONFIG_INTEL_TXT=y CONFIG_LSM_MMAP_MIN_ADDR=65535 CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y CONFIG_HARDENED_USERCOPY=y CONFIG_HARDENED_USERCOPY_FALLBACK=y # CONFIG_HARDENED_USERCOPY_PAGESPAN is not set # CONFIG_FORTIFY_SOURCE is not set # CONFIG_STATIC_USERMODEHELPER is not set CONFIG_SECURITY_SELINUX=y CONFIG_SECURITY_SELINUX_BOOTPARAM=y CONFIG_SECURITY_SELINUX_DISABLE=y CONFIG_SECURITY_SELINUX_DEVELOP=y CONFIG_SECURITY_SELINUX_AVC_STATS=y CONFIG_SECURITY_SELINUX_CHECKREQPROT_VALUE=1 # CONFIG_SECURITY_SMACK is not set # CONFIG_SECURITY_TOMOYO is not set CONFIG_SECURITY_APPARMOR=y CONFIG_SECURITY_APPARMOR_HASH=y CONFIG_SECURITY_APPARMOR_HASH_DEFAULT=y # CONFIG_SECURITY_APPARMOR_DEBUG is not set # CONFIG_SECURITY_LOADPIN is not set CONFIG_SECURITY_YAMA=y # CONFIG_SECURITY_SAFESETID is not set CONFIG_INTEGRITY=y CONFIG_INTEGRITY_SIGNATURE=y CONFIG_INTEGRITY_ASYMMETRIC_KEYS=y CONFIG_INTEGRITY_TRUSTED_KEYRING=y # CONFIG_INTEGRITY_PLATFORM_KEYRING is not set CONFIG_INTEGRITY_AUDIT=y CONFIG_IMA=y CONFIG_IMA_MEASURE_PCR_IDX=10 CONFIG_IMA_LSM_RULES=y # CONFIG_IMA_TEMPLATE is not set CONFIG_IMA_NG_TEMPLATE=y # CONFIG_IMA_SIG_TEMPLATE is not set CONFIG_IMA_DEFAULT_TEMPLATE="ima-ng" CONFIG_IMA_DEFAULT_HASH_SHA1=y # CONFIG_IMA_DEFAULT_HASH_SHA256 is not set CONFIG_IMA_DEFAULT_HASH="sha1" # CONFIG_IMA_WRITE_POLICY is not set # CONFIG_IMA_READ_POLICY is not set CONFIG_IMA_APPRAISE=y # CONFIG_IMA_ARCH_POLICY is not set # CONFIG_IMA_APPRAISE_BUILD_POLICY is not set CONFIG_IMA_APPRAISE_BOOTPARAM=y CONFIG_IMA_TRUSTED_KEYRING=y # CONFIG_IMA_BLACKLIST_KEYRING is not set # CONFIG_IMA_LOAD_X509 is not set CONFIG_EVM=y CONFIG_EVM_ATTR_FSUUID=y # CONFIG_EVM_ADD_XATTRS is not set # CONFIG_EVM_LOAD_X509 is not set CONFIG_DEFAULT_SECURITY_SELINUX=y # CONFIG_DEFAULT_SECURITY_APPARMOR is not set # CONFIG_DEFAULT_SECURITY_DAC is not set CONFIG_LSM="yama,loadpin,safesetid,integrity,selinux,smack,tomoyo,apparmor" CONFIG_XOR_BLOCKS=m CONFIG_ASYNC_CORE=m CONFIG_ASYNC_MEMCPY=m CONFIG_ASYNC_XOR=m CONFIG_ASYNC_PQ=m CONFIG_ASYNC_RAID6_RECOV=m CONFIG_CRYPTO=y # # Crypto core or helper # CONFIG_CRYPTO_ALGAPI=y CONFIG_CRYPTO_ALGAPI2=y CONFIG_CRYPTO_AEAD=y CONFIG_CRYPTO_AEAD2=y CONFIG_CRYPTO_BLKCIPHER=y CONFIG_CRYPTO_BLKCIPHER2=y CONFIG_CRYPTO_HASH=y CONFIG_CRYPTO_HASH2=y CONFIG_CRYPTO_RNG=y CONFIG_CRYPTO_RNG2=y CONFIG_CRYPTO_RNG_DEFAULT=y CONFIG_CRYPTO_AKCIPHER2=y CONFIG_CRYPTO_AKCIPHER=y CONFIG_CRYPTO_KPP2=y CONFIG_CRYPTO_KPP=m CONFIG_CRYPTO_ACOMP2=y CONFIG_CRYPTO_RSA=y CONFIG_CRYPTO_DH=m CONFIG_CRYPTO_ECDH=m CONFIG_CRYPTO_MANAGER=y CONFIG_CRYPTO_MANAGER2=y CONFIG_CRYPTO_USER=m CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y CONFIG_CRYPTO_GF128MUL=y CONFIG_CRYPTO_NULL=y CONFIG_CRYPTO_NULL2=y CONFIG_CRYPTO_PCRYPT=m CONFIG_CRYPTO_WORKQUEUE=y CONFIG_CRYPTO_CRYPTD=m CONFIG_CRYPTO_AUTHENC=m CONFIG_CRYPTO_TEST=m CONFIG_CRYPTO_SIMD=m CONFIG_CRYPTO_GLUE_HELPER_X86=m CONFIG_CRYPTO_ENGINE=m # # Authenticated Encryption with Associated Data # CONFIG_CRYPTO_CCM=m CONFIG_CRYPTO_GCM=y # CONFIG_CRYPTO_CHACHA20POLY1305 is not set # CONFIG_CRYPTO_AEGIS128 is not set # CONFIG_CRYPTO_AEGIS128L is not set # CONFIG_CRYPTO_AEGIS256 is not set # CONFIG_CRYPTO_AEGIS128_AESNI_SSE2 is not set # CONFIG_CRYPTO_AEGIS128L_AESNI_SSE2 is not set # CONFIG_CRYPTO_AEGIS256_AESNI_SSE2 is not set # CONFIG_CRYPTO_MORUS640 is not set # CONFIG_CRYPTO_MORUS640_SSE2 is not set # CONFIG_CRYPTO_MORUS1280 is not set # CONFIG_CRYPTO_MORUS1280_SSE2 is not set # CONFIG_CRYPTO_MORUS1280_AVX2 is not set CONFIG_CRYPTO_SEQIV=y CONFIG_CRYPTO_ECHAINIV=m # # Block modes # CONFIG_CRYPTO_CBC=y # CONFIG_CRYPTO_CFB is not set CONFIG_CRYPTO_CTR=y CONFIG_CRYPTO_CTS=y CONFIG_CRYPTO_ECB=y CONFIG_CRYPTO_LRW=m # CONFIG_CRYPTO_OFB is not set CONFIG_CRYPTO_PCBC=m CONFIG_CRYPTO_XTS=y # CONFIG_CRYPTO_KEYWRAP is not set # CONFIG_CRYPTO_NHPOLY1305_SSE2 is not set # CONFIG_CRYPTO_NHPOLY1305_AVX2 is not set # CONFIG_CRYPTO_ADIANTUM is not set # # Hash modes # CONFIG_CRYPTO_CMAC=m CONFIG_CRYPTO_HMAC=y CONFIG_CRYPTO_XCBC=m CONFIG_CRYPTO_VMAC=m # # Digest # CONFIG_CRYPTO_CRC32C=y CONFIG_CRYPTO_CRC32C_INTEL=m CONFIG_CRYPTO_CRC32=m CONFIG_CRYPTO_CRC32_PCLMUL=m CONFIG_CRYPTO_CRCT10DIF=y CONFIG_CRYPTO_CRCT10DIF_PCLMUL=m CONFIG_CRYPTO_GHASH=y # CONFIG_CRYPTO_POLY1305 is not set # CONFIG_CRYPTO_POLY1305_X86_64 is not set CONFIG_CRYPTO_MD4=m CONFIG_CRYPTO_MD5=y CONFIG_CRYPTO_MICHAEL_MIC=m CONFIG_CRYPTO_RMD128=m CONFIG_CRYPTO_RMD160=m CONFIG_CRYPTO_RMD256=m CONFIG_CRYPTO_RMD320=m CONFIG_CRYPTO_SHA1=y CONFIG_CRYPTO_SHA1_SSSE3=y CONFIG_CRYPTO_SHA256_SSSE3=y CONFIG_CRYPTO_SHA512_SSSE3=m CONFIG_CRYPTO_SHA256=y CONFIG_CRYPTO_SHA512=m # CONFIG_CRYPTO_SHA3 is not set # CONFIG_CRYPTO_SM3 is not set # CONFIG_CRYPTO_STREEBOG is not set CONFIG_CRYPTO_TGR192=m CONFIG_CRYPTO_WP512=m CONFIG_CRYPTO_GHASH_CLMUL_NI_INTEL=m # # Ciphers # CONFIG_CRYPTO_AES=y # CONFIG_CRYPTO_AES_TI is not set CONFIG_CRYPTO_AES_X86_64=y CONFIG_CRYPTO_AES_NI_INTEL=m CONFIG_CRYPTO_ANUBIS=m CONFIG_CRYPTO_ARC4=m CONFIG_CRYPTO_BLOWFISH=m CONFIG_CRYPTO_BLOWFISH_COMMON=m CONFIG_CRYPTO_BLOWFISH_X86_64=m CONFIG_CRYPTO_CAMELLIA=m CONFIG_CRYPTO_CAMELLIA_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX_X86_64=m CONFIG_CRYPTO_CAMELLIA_AESNI_AVX2_X86_64=m CONFIG_CRYPTO_CAST_COMMON=m CONFIG_CRYPTO_CAST5=m CONFIG_CRYPTO_CAST5_AVX_X86_64=m CONFIG_CRYPTO_CAST6=m CONFIG_CRYPTO_CAST6_AVX_X86_64=m CONFIG_CRYPTO_DES=m # CONFIG_CRYPTO_DES3_EDE_X86_64 is not set CONFIG_CRYPTO_FCRYPT=m CONFIG_CRYPTO_KHAZAD=m CONFIG_CRYPTO_SALSA20=m # CONFIG_CRYPTO_CHACHA20 is not set # CONFIG_CRYPTO_CHACHA20_X86_64 is not set CONFIG_CRYPTO_SEED=m CONFIG_CRYPTO_SERPENT=m CONFIG_CRYPTO_SERPENT_SSE2_X86_64=m CONFIG_CRYPTO_SERPENT_AVX_X86_64=m CONFIG_CRYPTO_SERPENT_AVX2_X86_64=m # CONFIG_CRYPTO_SM4 is not set CONFIG_CRYPTO_TEA=m CONFIG_CRYPTO_TWOFISH=m CONFIG_CRYPTO_TWOFISH_COMMON=m CONFIG_CRYPTO_TWOFISH_X86_64=m CONFIG_CRYPTO_TWOFISH_X86_64_3WAY=m CONFIG_CRYPTO_TWOFISH_AVX_X86_64=m # # Compression # CONFIG_CRYPTO_DEFLATE=y CONFIG_CRYPTO_LZO=y # CONFIG_CRYPTO_842 is not set # CONFIG_CRYPTO_LZ4 is not set # CONFIG_CRYPTO_LZ4HC is not set # CONFIG_CRYPTO_ZSTD is not set # # Random Number Generation # CONFIG_CRYPTO_ANSI_CPRNG=m CONFIG_CRYPTO_DRBG_MENU=y CONFIG_CRYPTO_DRBG_HMAC=y CONFIG_CRYPTO_DRBG_HASH=y CONFIG_CRYPTO_DRBG_CTR=y CONFIG_CRYPTO_DRBG=y CONFIG_CRYPTO_JITTERENTROPY=y CONFIG_CRYPTO_USER_API=y CONFIG_CRYPTO_USER_API_HASH=y CONFIG_CRYPTO_USER_API_SKCIPHER=y CONFIG_CRYPTO_USER_API_RNG=m # CONFIG_CRYPTO_USER_API_AEAD is not set # CONFIG_CRYPTO_STATS is not set CONFIG_CRYPTO_HASH_INFO=y CONFIG_CRYPTO_HW=y CONFIG_CRYPTO_DEV_PADLOCK=m CONFIG_CRYPTO_DEV_PADLOCK_AES=m CONFIG_CRYPTO_DEV_PADLOCK_SHA=m CONFIG_CRYPTO_DEV_CCP=y CONFIG_CRYPTO_DEV_CCP_DD=m CONFIG_CRYPTO_DEV_SP_CCP=y CONFIG_CRYPTO_DEV_CCP_CRYPTO=m CONFIG_CRYPTO_DEV_SP_PSP=y CONFIG_CRYPTO_DEV_QAT=m CONFIG_CRYPTO_DEV_QAT_DH895xCC=m CONFIG_CRYPTO_DEV_QAT_C3XXX=m CONFIG_CRYPTO_DEV_QAT_C62X=m CONFIG_CRYPTO_DEV_QAT_DH895xCCVF=m CONFIG_CRYPTO_DEV_QAT_C3XXXVF=m CONFIG_CRYPTO_DEV_QAT_C62XVF=m # CONFIG_CRYPTO_DEV_NITROX_CNN55XX is not set CONFIG_CRYPTO_DEV_CHELSIO=m CONFIG_CRYPTO_DEV_VIRTIO=m CONFIG_ASYMMETRIC_KEY_TYPE=y CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y # CONFIG_ASYMMETRIC_TPM_KEY_SUBTYPE is not set CONFIG_X509_CERTIFICATE_PARSER=y # CONFIG_PKCS8_PRIVATE_KEY_PARSER is not set CONFIG_PKCS7_MESSAGE_PARSER=y # CONFIG_PKCS7_TEST_KEY is not set CONFIG_SIGNED_PE_FILE_VERIFICATION=y # # Certificates for signature checking # CONFIG_MODULE_SIG_KEY="certs/signing_key.pem" CONFIG_SYSTEM_TRUSTED_KEYRING=y CONFIG_SYSTEM_TRUSTED_KEYS="" # CONFIG_SYSTEM_EXTRA_CERTIFICATE is not set # CONFIG_SECONDARY_TRUSTED_KEYRING is not set CONFIG_SYSTEM_BLACKLIST_KEYRING=y CONFIG_SYSTEM_BLACKLIST_HASH_LIST="" CONFIG_BINARY_PRINTF=y # # Library routines # CONFIG_RAID6_PQ=m CONFIG_RAID6_PQ_BENCHMARK=y CONFIG_BITREVERSE=y CONFIG_RATIONAL=y CONFIG_GENERIC_STRNCPY_FROM_USER=y CONFIG_GENERIC_STRNLEN_USER=y CONFIG_GENERIC_NET_UTILS=y CONFIG_GENERIC_FIND_FIRST_BIT=y CONFIG_GENERIC_PCI_IOMAP=y CONFIG_GENERIC_IOMAP=y CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y CONFIG_ARCH_HAS_FAST_MULTIPLIER=y CONFIG_CRC_CCITT=y CONFIG_CRC16=y CONFIG_CRC_T10DIF=y CONFIG_CRC_ITU_T=m CONFIG_CRC32=y # CONFIG_CRC32_SELFTEST is not set CONFIG_CRC32_SLICEBY8=y # CONFIG_CRC32_SLICEBY4 is not set # CONFIG_CRC32_SARWATE is not set # CONFIG_CRC32_BIT is not set # CONFIG_CRC64 is not set # CONFIG_CRC4 is not set # CONFIG_CRC7 is not set CONFIG_LIBCRC32C=m CONFIG_CRC8=m CONFIG_XXHASH=y # CONFIG_RANDOM32_SELFTEST is not set CONFIG_ZLIB_INFLATE=y CONFIG_ZLIB_DEFLATE=y CONFIG_LZO_COMPRESS=y CONFIG_LZO_DECOMPRESS=y CONFIG_LZ4_DECOMPRESS=y CONFIG_ZSTD_COMPRESS=m CONFIG_ZSTD_DECOMPRESS=m CONFIG_XZ_DEC=y CONFIG_XZ_DEC_X86=y CONFIG_XZ_DEC_POWERPC=y CONFIG_XZ_DEC_IA64=y CONFIG_XZ_DEC_ARM=y CONFIG_XZ_DEC_ARMTHUMB=y CONFIG_XZ_DEC_SPARC=y CONFIG_XZ_DEC_BCJ=y # CONFIG_XZ_DEC_TEST is not set CONFIG_DECOMPRESS_GZIP=y CONFIG_DECOMPRESS_BZIP2=y CONFIG_DECOMPRESS_LZMA=y CONFIG_DECOMPRESS_XZ=y CONFIG_DECOMPRESS_LZO=y CONFIG_DECOMPRESS_LZ4=y CONFIG_GENERIC_ALLOCATOR=y CONFIG_REED_SOLOMON=m CONFIG_REED_SOLOMON_ENC8=y CONFIG_REED_SOLOMON_DEC8=y CONFIG_TEXTSEARCH=y CONFIG_TEXTSEARCH_KMP=m CONFIG_TEXTSEARCH_BM=m CONFIG_TEXTSEARCH_FSM=m CONFIG_BTREE=y CONFIG_INTERVAL_TREE=y CONFIG_XARRAY_MULTI=y CONFIG_ASSOCIATIVE_ARRAY=y CONFIG_HAS_IOMEM=y CONFIG_HAS_IOPORT_MAP=y CONFIG_HAS_DMA=y CONFIG_NEED_SG_DMA_LENGTH=y CONFIG_NEED_DMA_MAP_STATE=y CONFIG_ARCH_DMA_ADDR_T_64BIT=y CONFIG_DMA_DECLARE_COHERENT=y CONFIG_SWIOTLB=y CONFIG_DMA_CMA=y # # Default contiguous memory area size: # CONFIG_CMA_SIZE_MBYTES=200 CONFIG_CMA_SIZE_SEL_MBYTES=y # CONFIG_CMA_SIZE_SEL_PERCENTAGE is not set # CONFIG_CMA_SIZE_SEL_MIN is not set # CONFIG_CMA_SIZE_SEL_MAX is not set CONFIG_CMA_ALIGNMENT=8 # CONFIG_DMA_API_DEBUG is not set CONFIG_SGL_ALLOC=y CONFIG_IOMMU_HELPER=y CONFIG_CHECK_SIGNATURE=y CONFIG_CPUMASK_OFFSTACK=y CONFIG_CPU_RMAP=y CONFIG_DQL=y CONFIG_GLOB=y # CONFIG_GLOB_SELFTEST is not set CONFIG_NLATTR=y CONFIG_CLZ_TAB=y CONFIG_CORDIC=m # CONFIG_DDR is not set CONFIG_IRQ_POLL=y CONFIG_MPILIB=y CONFIG_SIGNATURE=y CONFIG_OID_REGISTRY=y CONFIG_UCS2_STRING=y CONFIG_FONT_SUPPORT=y # CONFIG_FONTS is not set CONFIG_FONT_8x8=y CONFIG_FONT_8x16=y CONFIG_SG_POOL=y CONFIG_ARCH_HAS_PMEM_API=y CONFIG_ARCH_HAS_UACCESS_FLUSHCACHE=y CONFIG_ARCH_HAS_UACCESS_MCSAFE=y CONFIG_SBITMAP=y CONFIG_PRIME_NUMBERS=m # CONFIG_STRING_SELFTEST is not set # # Kernel hacking # # # printk and dmesg options # CONFIG_PRINTK_TIME=y # CONFIG_PRINTK_CALLER is not set CONFIG_CONSOLE_LOGLEVEL_DEFAULT=7 CONFIG_CONSOLE_LOGLEVEL_QUIET=4 CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4 CONFIG_BOOT_PRINTK_DELAY=y CONFIG_DYNAMIC_DEBUG=y # # Compile-time checks and compiler options # CONFIG_DEBUG_INFO=y CONFIG_DEBUG_INFO_REDUCED=y # CONFIG_DEBUG_INFO_SPLIT is not set # CONFIG_DEBUG_INFO_DWARF4 is not set # CONFIG_GDB_SCRIPTS is not set CONFIG_ENABLE_MUST_CHECK=y CONFIG_FRAME_WARN=2048 CONFIG_STRIP_ASM_SYMS=y # CONFIG_READABLE_ASM is not set # CONFIG_UNUSED_SYMBOLS is not set CONFIG_DEBUG_FS=y CONFIG_HEADERS_CHECK=y CONFIG_DEBUG_SECTION_MISMATCH=y CONFIG_SECTION_MISMATCH_WARN_ONLY=y CONFIG_STACK_VALIDATION=y # CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set CONFIG_MAGIC_SYSRQ=y CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x1 CONFIG_MAGIC_SYSRQ_SERIAL=y CONFIG_DEBUG_KERNEL=y # # Memory Debugging # # CONFIG_PAGE_EXTENSION is not set # CONFIG_DEBUG_PAGEALLOC is not set # CONFIG_PAGE_OWNER is not set # CONFIG_PAGE_POISONING is not set # CONFIG_DEBUG_PAGE_REF is not set CONFIG_DEBUG_RODATA_TEST=y # CONFIG_DEBUG_OBJECTS is not set # CONFIG_SLUB_DEBUG_ON is not set # CONFIG_SLUB_STATS is not set CONFIG_HAVE_DEBUG_KMEMLEAK=y # CONFIG_DEBUG_KMEMLEAK is not set # CONFIG_DEBUG_STACK_USAGE is not set # CONFIG_DEBUG_VM is not set CONFIG_ARCH_HAS_DEBUG_VIRTUAL=y # CONFIG_DEBUG_VIRTUAL is not set CONFIG_DEBUG_MEMORY_INIT=y CONFIG_MEMORY_NOTIFIER_ERROR_INJECT=m # CONFIG_DEBUG_PER_CPU_MAPS is not set CONFIG_HAVE_DEBUG_STACKOVERFLOW=y CONFIG_DEBUG_STACKOVERFLOW=y CONFIG_HAVE_ARCH_KASAN=y CONFIG_CC_HAS_KASAN_GENERIC=y # CONFIG_KASAN is not set CONFIG_KASAN_STACK=1 CONFIG_ARCH_HAS_KCOV=y CONFIG_CC_HAS_SANCOV_TRACE_PC=y # CONFIG_KCOV is not set CONFIG_DEBUG_SHIRQ=y # # Debug Lockups and Hangs # CONFIG_LOCKUP_DETECTOR=y CONFIG_SOFTLOCKUP_DETECTOR=y # CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC is not set CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=0 CONFIG_HARDLOCKUP_DETECTOR_PERF=y CONFIG_HARDLOCKUP_CHECK_TIMESTAMP=y CONFIG_HARDLOCKUP_DETECTOR=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=1 # CONFIG_DETECT_HUNG_TASK is not set # CONFIG_WQ_WATCHDOG is not set CONFIG_PANIC_ON_OOPS=y CONFIG_PANIC_ON_OOPS_VALUE=1 CONFIG_PANIC_TIMEOUT=0 CONFIG_SCHED_DEBUG=y CONFIG_SCHED_INFO=y CONFIG_SCHEDSTATS=y # CONFIG_SCHED_STACK_END_CHECK is not set # CONFIG_DEBUG_TIMEKEEPING is not set # # Lock Debugging (spinlocks, mutexes, etc...) # CONFIG_LOCK_DEBUGGING_SUPPORT=y # CONFIG_PROVE_LOCKING is not set # CONFIG_LOCK_STAT is not set # CONFIG_DEBUG_RT_MUTEXES is not set # CONFIG_DEBUG_SPINLOCK is not set # CONFIG_DEBUG_MUTEXES is not set # CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set # CONFIG_DEBUG_RWSEMS is not set # CONFIG_DEBUG_LOCK_ALLOC is not set CONFIG_DEBUG_ATOMIC_SLEEP=y # CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set CONFIG_LOCK_TORTURE_TEST=m CONFIG_WW_MUTEX_SELFTEST=m CONFIG_STACKTRACE=y # CONFIG_WARN_ALL_UNSEEDED_RANDOM is not set # CONFIG_DEBUG_KOBJECT is not set CONFIG_DEBUG_BUGVERBOSE=y CONFIG_DEBUG_LIST=y # CONFIG_DEBUG_PI_LIST is not set # CONFIG_DEBUG_SG is not set # CONFIG_DEBUG_NOTIFIERS is not set # CONFIG_DEBUG_CREDENTIALS is not set # # RCU Debugging # CONFIG_TORTURE_TEST=m CONFIG_RCU_PERF_TEST=m CONFIG_RCU_TORTURE_TEST=m CONFIG_RCU_CPU_STALL_TIMEOUT=60 # CONFIG_RCU_TRACE is not set # CONFIG_RCU_EQS_DEBUG is not set # CONFIG_DEBUG_WQ_FORCE_RR_CPU is not set # CONFIG_DEBUG_BLOCK_EXT_DEVT is not set # CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set CONFIG_NOTIFIER_ERROR_INJECTION=m CONFIG_PM_NOTIFIER_ERROR_INJECT=m # CONFIG_NETDEV_NOTIFIER_ERROR_INJECT is not set CONFIG_FUNCTION_ERROR_INJECTION=y CONFIG_FAULT_INJECTION=y # CONFIG_FAILSLAB is not set # CONFIG_FAIL_PAGE_ALLOC is not set CONFIG_FAIL_MAKE_REQUEST=y # CONFIG_FAIL_IO_TIMEOUT is not set # CONFIG_FAIL_FUTEX is not set CONFIG_FAULT_INJECTION_DEBUG_FS=y # CONFIG_FAIL_FUNCTION is not set # CONFIG_FAIL_MMC_REQUEST is not set # CONFIG_LATENCYTOP is not set CONFIG_USER_STACKTRACE_SUPPORT=y CONFIG_NOP_TRACER=y CONFIG_HAVE_FUNCTION_TRACER=y CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y CONFIG_HAVE_DYNAMIC_FTRACE=y CONFIG_HAVE_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y CONFIG_HAVE_SYSCALL_TRACEPOINTS=y CONFIG_HAVE_FENTRY=y CONFIG_HAVE_C_RECORDMCOUNT=y CONFIG_TRACER_MAX_TRACE=y CONFIG_TRACE_CLOCK=y CONFIG_RING_BUFFER=y CONFIG_EVENT_TRACING=y CONFIG_CONTEXT_SWITCH_TRACER=y CONFIG_RING_BUFFER_ALLOW_SWAP=y CONFIG_TRACING=y CONFIG_GENERIC_TRACER=y CONFIG_TRACING_SUPPORT=y CONFIG_FTRACE=y CONFIG_FUNCTION_TRACER=y CONFIG_FUNCTION_GRAPH_TRACER=y # CONFIG_PREEMPTIRQ_EVENTS is not set # CONFIG_IRQSOFF_TRACER is not set CONFIG_SCHED_TRACER=y CONFIG_HWLAT_TRACER=y CONFIG_FTRACE_SYSCALLS=y CONFIG_TRACER_SNAPSHOT=y # CONFIG_TRACER_SNAPSHOT_PER_CPU_SWAP is not set CONFIG_BRANCH_PROFILE_NONE=y # CONFIG_PROFILE_ANNOTATED_BRANCHES is not set # CONFIG_PROFILE_ALL_BRANCHES is not set CONFIG_STACK_TRACER=y CONFIG_BLK_DEV_IO_TRACE=y CONFIG_KPROBE_EVENTS=y # CONFIG_KPROBE_EVENTS_ON_NOTRACE is not set CONFIG_UPROBE_EVENTS=y CONFIG_BPF_EVENTS=y CONFIG_DYNAMIC_EVENTS=y CONFIG_PROBE_EVENTS=y CONFIG_DYNAMIC_FTRACE=y CONFIG_DYNAMIC_FTRACE_WITH_REGS=y CONFIG_FUNCTION_PROFILER=y # CONFIG_BPF_KPROBE_OVERRIDE is not set CONFIG_FTRACE_MCOUNT_RECORD=y # CONFIG_FTRACE_STARTUP_TEST is not set # CONFIG_MMIOTRACE is not set CONFIG_TRACING_MAP=y CONFIG_HIST_TRIGGERS=y # CONFIG_TRACEPOINT_BENCHMARK is not set CONFIG_RING_BUFFER_BENCHMARK=m # CONFIG_RING_BUFFER_STARTUP_TEST is not set # CONFIG_PREEMPTIRQ_DELAY_TEST is not set # CONFIG_TRACE_EVAL_MAP_FILE is not set CONFIG_TRACING_EVENTS_GPIO=y CONFIG_PROVIDE_OHCI1394_DMA_INIT=y CONFIG_RUNTIME_TESTING_MENU=y # CONFIG_LKDTM is not set # CONFIG_TEST_LIST_SORT is not set # CONFIG_TEST_SORT is not set # CONFIG_KPROBES_SANITY_TEST is not set # CONFIG_BACKTRACE_SELF_TEST is not set # CONFIG_RBTREE_TEST is not set # CONFIG_INTERVAL_TREE_TEST is not set # CONFIG_PERCPU_TEST is not set CONFIG_ATOMIC64_SELFTEST=y # CONFIG_ASYNC_RAID6_TEST is not set # CONFIG_TEST_HEXDUMP is not set # CONFIG_TEST_STRING_HELPERS is not set # CONFIG_TEST_KSTRTOX is not set CONFIG_TEST_PRINTF=m CONFIG_TEST_BITMAP=m # CONFIG_TEST_BITFIELD is not set # CONFIG_TEST_UUID is not set # CONFIG_TEST_XARRAY is not set # CONFIG_TEST_OVERFLOW is not set # CONFIG_TEST_RHASHTABLE is not set # CONFIG_TEST_HASH is not set # CONFIG_TEST_IDA is not set CONFIG_TEST_LKM=m # CONFIG_TEST_VMALLOC is not set CONFIG_TEST_USER_COPY=m CONFIG_TEST_BPF=m # CONFIG_FIND_BIT_BENCHMARK is not set CONFIG_TEST_FIRMWARE=m CONFIG_TEST_SYSCTL=m # CONFIG_TEST_UDELAY is not set CONFIG_TEST_STATIC_KEYS=m CONFIG_TEST_KMOD=m # CONFIG_TEST_MEMCAT_P is not set CONFIG_TEST_LIVEPATCH=m # CONFIG_TEST_STACKINIT is not set # CONFIG_MEMTEST is not set # CONFIG_BUG_ON_DATA_CORRUPTION is not set # CONFIG_SAMPLES is not set CONFIG_HAVE_ARCH_KGDB=y # CONFIG_KGDB is not set CONFIG_ARCH_HAS_UBSAN_SANITIZE_ALL=y # CONFIG_UBSAN is not set CONFIG_UBSAN_ALIGNMENT=y CONFIG_ARCH_HAS_DEVMEM_IS_ALLOWED=y CONFIG_STRICT_DEVMEM=y # CONFIG_IO_STRICT_DEVMEM is not set CONFIG_TRACE_IRQFLAGS_SUPPORT=y CONFIG_EARLY_PRINTK_USB=y CONFIG_X86_VERBOSE_BOOTUP=y CONFIG_EARLY_PRINTK=y CONFIG_EARLY_PRINTK_DBGP=y # CONFIG_EARLY_PRINTK_USB_XDBC is not set # CONFIG_X86_PTDUMP is not set # CONFIG_EFI_PGT_DUMP is not set # CONFIG_DEBUG_WX is not set CONFIG_DOUBLEFAULT=y # CONFIG_DEBUG_TLBFLUSH is not set # CONFIG_IOMMU_DEBUG is not set CONFIG_HAVE_MMIOTRACE_SUPPORT=y CONFIG_X86_DECODER_SELFTEST=y CONFIG_IO_DELAY_TYPE_0X80=0 CONFIG_IO_DELAY_TYPE_0XED=1 CONFIG_IO_DELAY_TYPE_UDELAY=2 CONFIG_IO_DELAY_TYPE_NONE=3 CONFIG_IO_DELAY_0X80=y # CONFIG_IO_DELAY_0XED is not set # CONFIG_IO_DELAY_UDELAY is not set # CONFIG_IO_DELAY_NONE is not set CONFIG_DEFAULT_IO_DELAY_TYPE=0 CONFIG_DEBUG_BOOT_PARAMS=y # CONFIG_CPA_DEBUG is not set CONFIG_OPTIMIZE_INLINING=y # CONFIG_DEBUG_ENTRY is not set # CONFIG_DEBUG_NMI_SELFTEST is not set CONFIG_X86_DEBUG_FPU=y # CONFIG_PUNIT_ATOM_DEBUG is not set CONFIG_UNWINDER_ORC=y # CONFIG_UNWINDER_FRAME_POINTER is not set # CONFIG_UNWINDER_GUESS is not set --rwEMma7ioTxnRzrJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=job-script #!/bin/sh export_top_env() { export suite='vm-scalability' export testcase='vm-scalability' export category='benchmark' export runtime=300 export size= export job_origin='/lkp/lkp/.src-20190411-085507/allot/cyclic:p1:linux-devel:devel-hourly/lkp-bdw-ex2/vm-scalability.yaml' export queue_cmdline_keys='branch commit' export queue='validate' export testbox='lkp-bdw-ex2' export tbox_group='lkp-bdw-ex2' export submit_id='5cc23b100b9a93dbff31a7b7' export job_file='/lkp/jobs/scheduled/lkp-bdw-ex2/vm-scalability-performance-300s-small-allocs-ucode=0xb00002e-debi-20190426-56319-yv6ick-2.yaml' export id='e7b7112fd07903ac300ad048f417f1609252c7b7' export queuer_version='/lkp/lkp/.src-20190425-142706' export arch='x86_64' export need_kconfig='CONFIG_BLK_DEV_LOOP' export commit='e59710760a857745a17e0283c7ba34e69f93711f' export kconfig='x86_64-rhel-7.6' export compiler='gcc-7' export rootfs='debian-x86_64-2018-04-03.cgz' export enqueue_time='2019-04-26 06:56:20 +0800' export _id='5cc23b140b9a93dbff31a7b8' export _rt='/result/vm-scalability/performance-300s-small-allocs-ucode=0xb00002e/lkp-bdw-ex2/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f' export user='lkp' export head_commit='13e7a9035b2f2c7228a378ff373e8a3e61507dac' export base_commit='15ade5d2e7775667cf191cf2f94327a4889f8b9d' export branch='linux-devel/devel-hourly-2019041119' export result_root='/result/vm-scalability/performance-300s-small-allocs-ucode=0xb00002e/lkp-bdw-ex2/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/3' export scheduler_version='/lkp/lkp/.src-20190425-225911' export LKP_SERVER='inn' export max_uptime=1500 export initrd='/osimage/debian/debian-x86_64-2018-04-03.cgz' export bootloader_append='root=/dev/ram0 user=lkp job=/lkp/jobs/scheduled/lkp-bdw-ex2/vm-scalability-performance-300s-small-allocs-ucode=0xb00002e-debi-20190426-56319-yv6ick-2.yaml ARCH=x86_64 kconfig=x86_64-rhel-7.6 branch=linux-devel/devel-hourly-2019041119 commit=e59710760a857745a17e0283c7ba34e69f93711f BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/vmlinuz-5.1.0-rc4-00076-ge597107 max_uptime=1500 RESULT_ROOT=/result/vm-scalability/performance-300s-small-allocs-ucode=0xb00002e/lkp-bdw-ex2/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/3 LKP_SERVER=inn debug apic=debug sysrq_always_enabled rcupdate.rcu_cpu_stall_timeout=100 net.ifnames=0 printk.devkmsg=on panic=-1 softlockup_panic=1 nmi_watchdog=panic oops=panic load_ramdisk=2 prompt_ramdisk=0 drbd.minor_count=8 systemd.log_level=err ignore_loglevel console=tty0 earlyprintk=ttyS0,115200 console=ttyS0,115200 vga=normal rw' export modules_initrd='/pkg/linux/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/modules.cgz' export bm_initrd='/osimage/deps/debian-x86_64-2018-04-03.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/lkp_2019-04-24.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/perf_2019-04-24.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/perf-x86_64-085b7755808a_2019-04-23.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/vm-scalability_2019-04-24.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/vm-scalability-x86_64-6328152_2019-04-25.cgz,/osimage/pkg/common/vm-scalability-x86_64.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/mpstat_2019-04-24.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/turbostat_2018-05-17.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/turbostat-x86_64-d5256b2_2019-04-25.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/mpstat-x86_64-git-1_2019-04-25.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/hw_2019-04-24.cgz' export lkp_initrd='/lkp/lkp/lkp-x86_64.cgz' export site='inn' export LKP_CGI_PORT=80 export LKP_CIFS_PORT=139 export repeat_to=4 export schedule_notify_address= export model='Broadwell-EX' export nr_node=4 export nr_cpu=160 export memory='256G' export nr_ssd_partitions=1 export ssd_partitions='/dev/nvme0n1p*' export swap_partitions= export rootfs_partition='LABEL=LKP-ROOTFS' export brand='Intel(R) Xeon(R) CPU E7-8890 v4 @ 2.20GHz' export ucode='0xb00002e' export kernel='/pkg/linux/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/vmlinuz-5.1.0-rc4-00076-ge597107' export dequeue_time='2019-04-26 07:13:24 +0800' export job_initrd='/lkp/jobs/scheduled/lkp-bdw-ex2/vm-scalability-performance-300s-small-allocs-ucode=0xb00002e-debi-20190426-56319-yv6ick-2.cgz' [ -n "$LKP_SRC" ] || export LKP_SRC=/lkp/${user:-lkp}/src } run_job() { echo $$ > $TMP/run-job.pid . $LKP_SRC/lib/http.sh . $LKP_SRC/lib/job.sh . $LKP_SRC/lib/env.sh export_top_env run_setup $LKP_SRC/setup/cpufreq_governor 'performance' run_monitor $LKP_SRC/monitors/no-stdout/wrapper perf-profile run_monitor $LKP_SRC/monitors/wrapper kmsg run_monitor $LKP_SRC/monitors/no-stdout/wrapper boot-time run_monitor $LKP_SRC/monitors/wrapper iostat run_monitor $LKP_SRC/monitors/wrapper heartbeat run_monitor $LKP_SRC/monitors/wrapper vmstat run_monitor $LKP_SRC/monitors/wrapper numa-numastat run_monitor $LKP_SRC/monitors/wrapper numa-vmstat run_monitor $LKP_SRC/monitors/wrapper numa-meminfo run_monitor $LKP_SRC/monitors/wrapper proc-vmstat run_monitor $LKP_SRC/monitors/wrapper proc-stat run_monitor $LKP_SRC/monitors/wrapper meminfo run_monitor $LKP_SRC/monitors/wrapper slabinfo run_monitor $LKP_SRC/monitors/wrapper interrupts run_monitor $LKP_SRC/monitors/wrapper lock_stat run_monitor $LKP_SRC/monitors/wrapper latency_stats run_monitor $LKP_SRC/monitors/wrapper softirqs run_monitor $LKP_SRC/monitors/one-shot/wrapper bdi_dev_mapping run_monitor $LKP_SRC/monitors/wrapper diskstats run_monitor $LKP_SRC/monitors/wrapper nfsstat run_monitor $LKP_SRC/monitors/wrapper cpuidle run_monitor $LKP_SRC/monitors/wrapper cpufreq-stats run_monitor $LKP_SRC/monitors/wrapper turbostat run_monitor $LKP_SRC/monitors/wrapper sched_debug run_monitor $LKP_SRC/monitors/wrapper perf-stat run_monitor $LKP_SRC/monitors/wrapper mpstat run_monitor $LKP_SRC/monitors/wrapper oom-killer run_monitor $LKP_SRC/monitors/plain/watchdog run_test test='small-allocs' $LKP_SRC/tests/wrapper vm-scalability } extract_stats() { export stats_part_begin= export stats_part_end= $LKP_SRC/stats/wrapper perf-profile $LKP_SRC/stats/wrapper vm-scalability $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper boot-time $LKP_SRC/stats/wrapper iostat $LKP_SRC/stats/wrapper vmstat $LKP_SRC/stats/wrapper numa-numastat $LKP_SRC/stats/wrapper numa-vmstat $LKP_SRC/stats/wrapper numa-meminfo $LKP_SRC/stats/wrapper proc-vmstat $LKP_SRC/stats/wrapper meminfo $LKP_SRC/stats/wrapper slabinfo $LKP_SRC/stats/wrapper interrupts $LKP_SRC/stats/wrapper lock_stat $LKP_SRC/stats/wrapper latency_stats $LKP_SRC/stats/wrapper softirqs $LKP_SRC/stats/wrapper diskstats $LKP_SRC/stats/wrapper nfsstat $LKP_SRC/stats/wrapper cpuidle $LKP_SRC/stats/wrapper turbostat $LKP_SRC/stats/wrapper sched_debug $LKP_SRC/stats/wrapper perf-stat $LKP_SRC/stats/wrapper mpstat $LKP_SRC/stats/wrapper time vm-scalability.time $LKP_SRC/stats/wrapper dmesg $LKP_SRC/stats/wrapper kmsg $LKP_SRC/stats/wrapper last_state $LKP_SRC/stats/wrapper stderr $LKP_SRC/stats/wrapper time } "$@" --rwEMma7ioTxnRzrJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename="job.yaml" --- #! jobs/vm-scalability.yaml suite: vm-scalability testcase: vm-scalability category: benchmark perf-profile: runtime: 300s size: vm-scalability: test: small-allocs job_origin: "/lkp/lkp/.src-20190411-085507/allot/cyclic:p1:linux-devel:devel-hourly/lkp-bdw-ex2/vm-scalability.yaml" #! queue options queue_cmdline_keys: - branch - commit queue: bisect testbox: lkp-bdw-ex2 tbox_group: lkp-bdw-ex2 submit_id: 5cc232200b9a933fb82e143e job_file: "/lkp/jobs/scheduled/lkp-bdw-ex2/vm-scalability-performance-300s-small-allocs-ucode=0xb00002e-debian-20190426-16312-17zriu5-0.yaml" id: acccff618a7f98957eb1e450ebee015264be7ff0 queuer_version: "/lkp/lkp/.src-20190425-142706" arch: x86_64 #! hosts/lkp-bdw-ex2 #! include/category/benchmark kmsg: boot-time: iostat: heartbeat: vmstat: numa-numastat: numa-vmstat: numa-meminfo: proc-vmstat: proc-stat: meminfo: slabinfo: interrupts: lock_stat: latency_stats: softirqs: bdi_dev_mapping: diskstats: nfsstat: cpuidle: cpufreq-stats: turbostat: sched_debug: perf-stat: mpstat: #! include/category/ALL cpufreq_governor: performance #! include/vm-scalability need_kconfig: CONFIG_BLK_DEV_LOOP #! include/queue/cyclic commit: e59710760a857745a17e0283c7ba34e69f93711f #! default params kconfig: x86_64-rhel-7.6 compiler: gcc-7 rootfs: debian-x86_64-2018-04-03.cgz enqueue_time: 2019-04-26 06:18:13.214685567 +08:00 _id: 5cc232200b9a933fb82e143e _rt: "/result/vm-scalability/performance-300s-small-allocs-ucode=0xb00002e/lkp-bdw-ex2/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f" #! schedule options user: lkp head_commit: 13e7a9035b2f2c7228a378ff373e8a3e61507dac base_commit: 15ade5d2e7775667cf191cf2f94327a4889f8b9d branch: linux-devel/devel-hourly-2019041119 result_root: "/result/vm-scalability/performance-300s-small-allocs-ucode=0xb00002e/lkp-bdw-ex2/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/0" scheduler_version: "/lkp/lkp/.src-20190425-225911" LKP_SERVER: inn max_uptime: 1500 initrd: "/osimage/debian/debian-x86_64-2018-04-03.cgz" bootloader_append: - root=/dev/ram0 - user=lkp - job=/lkp/jobs/scheduled/lkp-bdw-ex2/vm-scalability-performance-300s-small-allocs-ucode=0xb00002e-debian-20190426-16312-17zriu5-0.yaml - ARCH=x86_64 - kconfig=x86_64-rhel-7.6 - branch=linux-devel/devel-hourly-2019041119 - commit=e59710760a857745a17e0283c7ba34e69f93711f - BOOT_IMAGE=/pkg/linux/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/vmlinuz-5.1.0-rc4-00076-ge597107 - max_uptime=1500 - RESULT_ROOT=/result/vm-scalability/performance-300s-small-allocs-ucode=0xb00002e/lkp-bdw-ex2/debian-x86_64-2018-04-03.cgz/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/0 - LKP_SERVER=inn - debug - apic=debug - sysrq_always_enabled - rcupdate.rcu_cpu_stall_timeout=100 - net.ifnames=0 - printk.devkmsg=on - panic=-1 - softlockup_panic=1 - nmi_watchdog=panic - oops=panic - load_ramdisk=2 - prompt_ramdisk=0 - drbd.minor_count=8 - systemd.log_level=err - ignore_loglevel - console=tty0 - earlyprintk=ttyS0,115200 - console=ttyS0,115200 - vga=normal - rw modules_initrd: "/pkg/linux/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/modules.cgz" bm_initrd: "/osimage/deps/debian-x86_64-2018-04-03.cgz/run-ipconfig_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/lkp_2019-04-24.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/rsync-rootfs_2018-04-03.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/perf_2019-04-24.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/perf-x86_64-085b7755808a_2019-04-23.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/vm-scalability_2019-04-24.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/vm-scalability-x86_64-6328152_2019-04-25.cgz,/osimage/pkg/common/vm-scalability-x86_64.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/mpstat_2019-04-24.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/turbostat_2018-05-17.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/turbostat-x86_64-d5256b2_2019-04-25.cgz,/osimage/pkg/debian-x86_64-2018-04-03.cgz/mpstat-x86_64-git-1_2019-04-25.cgz,/osimage/deps/debian-x86_64-2018-04-03.cgz/hw_2019-04-24.cgz" lkp_initrd: "/lkp/lkp/lkp-x86_64.cgz" site: inn #! /lkp/lkp/.src-20190411-195850/include/site/inn LKP_CGI_PORT: 80 LKP_CIFS_PORT: 139 oom-killer: watchdog: #! runtime status repeat_to: 2 schedule_notify_address: model: Broadwell-EX nr_node: 4 nr_cpu: 160 memory: 256G nr_ssd_partitions: 1 ssd_partitions: "/dev/nvme0n1p*" swap_partitions: rootfs_partition: LABEL=LKP-ROOTFS brand: Intel(R) Xeon(R) CPU E7-8890 v4 @ 2.20GHz ucode: '0xb00002e' #! user overrides kernel: "/pkg/linux/x86_64-rhel-7.6/gcc-7/e59710760a857745a17e0283c7ba34e69f93711f/vmlinuz-5.1.0-rc4-00076-ge597107" dequeue_time: 2019-04-26 06:25:05.158211157 +08:00 #! /lkp/lkp/.src-20190425-225911/include/site/inn job_state: wget_kernel --rwEMma7ioTxnRzrJ Content-Type: text/plain; charset=us-ascii Content-Disposition: attachment; filename=reproduce for cpu_dir in /sys/devices/system/cpu/cpu[0-9]* do online_file="$cpu_dir"/online [ -f "$online_file" ] && [ "$(cat "$online_file")" -eq 0 ] && continue file="$cpu_dir"/cpufreq/scaling_governor [ -f "$file" ] && echo "performance" > "$file" done cd /lkp/benchmarks/vm-scalability mount -t tmpfs -o size=100% vm-scalability-tmp /tmp/vm-scalability-tmp truncate -s 507087810560 /tmp/vm-scalability-tmp/vm-scalability.img mkfs.xfs -q /tmp/vm-scalability-tmp/vm-scalability.img mount -o loop /tmp/vm-scalability-tmp/vm-scalability.img /tmp/vm-scalability-tmp/vm-scalability ./case-small-allocs ./usemem --runtime 300 -n 192 --readonly --unit 40960 22906492245 umount /tmp/vm-scalability-tmp/vm-scalability rm /tmp/vm-scalability-tmp/vm-scalability.img umount /tmp/vm-scalability-tmp --rwEMma7ioTxnRzrJ-- From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: multipart/mixed; boundary="===============2088503907935385343==" MIME-Version: 1.0 From: kernel test robot To: lkp@lists.01.org Subject: [locking/rwsem] e59710760a: vm-scalability.median -32.1% regression Date: Fri, 26 Apr 2019 14:20:30 +0800 Message-ID: <20190426062030.GA4840@shao2-debian> List-Id: --===============2088503907935385343== Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Greeting, FYI, we noticed a -32.1% regression of vm-scalability.median due to commit: commit: e59710760a857745a17e0283c7ba34e69f93711f ("locking/rwsem: Make rwse= m_spin_on_owner() return owner state") https://git.kernel.org/cgit/linux/kernel/git/tip/tip.git WIP.locking/core in testcase: vm-scalability on test machine: 160 threads Intel(R) Xeon(R) CPU E7-8890 v4 @ 2.20GHz with= 256G memory with following parameters: runtime: 300s test: small-allocs cpufreq_governor: performance ucode: 0xb00002e test-description: The motivation behind this suite is to exercise functions= and regions of the mm/ of the Linux kernel which are of interest to us. test-url: https://git.kernel.org/cgit/linux/kernel/git/wfg/vm-scalability.g= it/ Details are as below: ---------------------------------------------------------------------------= -----------------------> To reproduce: git clone https://github.com/intel/lkp-tests.git cd lkp-tests bin/lkp install job.yaml # job file is attached in this email bin/lkp run job.yaml =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D compiler/cpufreq_governor/kconfig/rootfs/runtime/tbox_group/test/testcase/u= code: gcc-7/performance/x86_64-rhel-7.6/debian-x86_64-2018-04-03.cgz/300s/lkp-b= dw-ex2/small-allocs/vm-scalability/0xb00002e commit: = ec0f427b82 ("locking/rwsem: Remove rwsem_wake() wakeup optimization") e59710760a ("locking/rwsem: Make rwsem_spin_on_owner() return owner state= ") ec0f427b82848eb8 e59710760a857745a17e0283c7b = ---------------- --------------------------- = fail:runs %reproduction fail:runs | | | = :4 28% 1:4 perf-profile.calltrace.cycles= -pp.error_entry.do_access 0:4 36% 1:4 perf-profile.children.cycles-= pp.error_entry 0:4 28% 1:4 perf-profile.self.cycles-pp.e= rror_entry %stddev %change %stddev \ | \ = 60929 -32.1% 41369 =C2=B1 5% vm-scalability.median 11698009 -32.1% 7942982 =C2=B1 5% vm-scalability.throughput 372.79 +4.2% 388.43 vm-scalability.time.elapsed_t= ime 372.79 +4.2% 388.43 vm-scalability.time.elapsed_t= ime.max 25325 -83.9% 4087 vm-scalability.time.involunta= ry_context_switches 7.814e+08 -32.1% 5.303e+08 =C2=B1 5% vm-scalability.time.mino= r_page_faults 18741 -95.7% 813.00 =C2=B1 4% vm-scalability.time.perc= ent_of_cpu_this_job_got 67442 -96.7% 2223 =C2=B1 7% vm-scalability.time.syst= em_time 2425 -61.3% 938.26 =C2=B1 2% vm-scalability.time.user= _time 4038545 =C2=B1 2% +646.6% 30153014 =C2=B1 9% vm-scalability.time= .voluntary_context_switches 3.516e+09 -32.1% 2.386e+09 =C2=B1 5% vm-scalability.workload 1017651 =C2=B1 2% -37.2% 638913 =C2=B1 6% numa-numastat.node1= .local_node 1030160 =C2=B1 2% -35.0% 670015 =C2=B1 6% numa-numastat.node1= .numa_hit 12513 +148.6% 31101 numa-numastat.node1.other_node 3.00 +3044.4% 94.33 vmstat.cpu.id 92.33 -96.8% 3.00 vmstat.cpu.sy 184.00 -96.0% 7.33 =C2=B1 6% vmstat.procs.r 22977 =C2=B1 2% +574.3% 154928 =C2=B1 7% vmstat.system.cs 3.13 =C2=B1 6% +91.8 94.91 mpstat.cpu.all.idle% 0.00 =C2=B1 28% +0.0 0.00 =C2=B1 40% mpstat.cpu.all.iowa= it% 0.00 =C2=B1 37% +0.0 0.04 =C2=B1 8% mpstat.cpu.all.soft% 93.48 -89.9 3.55 =C2=B1 5% mpstat.cpu.all.sys% 3.39 -1.9 1.50 =C2=B1 3% mpstat.cpu.all.usr% 367593 -23.8% 280096 meminfo.Active 367406 -23.8% 279908 meminfo.Active(anon) 31515 =C2=B1 2% -20.9% 24943 meminfo.Mapped 15378517 -24.9% 11549254 =C2=B1 5% meminfo.Memused 3576965 -29.7% 2513277 =C2=B1 6% meminfo.PageTables 9370177 -29.0% 6653846 =C2=B1 6% meminfo.SUnreclaim 367367 -25.4% 274189 meminfo.Shmem 9472805 -28.7% 6753140 =C2=B1 6% meminfo.Slab 65149 -32.7% 43877 =C2=B1 3% meminfo.max_used_kB 9149214 =C2=B1 7% +1131.9% 1.127e+08 =C2=B1 15% cpuidle.C1.time 283022 =C2=B1 3% +450.4% 1557676 =C2=B1 26% cpuidle.C1.usage 5116514 =C2=B1 17% +7600.0% 3.94e+08 =C2=B1 37% cpuidle.C1E.time 97068 =C2=B1 10% +4971.2% 4922535 =C2=B1 30% cpuidle.C1E.usage 9.494e+08 =C2=B1 35% +3229.2% 3.161e+10 =C2=B1 25% cpuidle.C3.time 2656491 =C2=B1 12% +3531.0% 96458415 =C2=B1 4% cpuidle.C3.usage 1.321e+09 =C2=B1 18% +2781.5% 3.808e+10 =C2=B1 23% cpuidle.C6.time 2085373 =C2=B1 5% +3273.3% 70346823 =C2=B1 10% cpuidle.C6.usage 5548437 =C2=B1 2% +136.6% 13127177 =C2=B1 28% cpuidle.POLL.time 3603010 =C2=B1 3% +71.1% 6165255 =C2=B1 37% cpuidle.POLL.usage 91867 -23.8% 69979 proc-vmstat.nr_active_anon 347299 -6.2% 325621 proc-vmstat.nr_file_pages 65652 -1.6% 64622 proc-vmstat.nr_inactive_anon 7831 -20.4% 6237 proc-vmstat.nr_mapped 893105 -29.7% 628251 =C2=B1 6% proc-vmstat.nr_page_tabl= e_pages 91769 -25.3% 68522 proc-vmstat.nr_shmem 25655 -3.2% 24822 proc-vmstat.nr_slab_reclaimab= le 2339692 -28.9% 1663201 =C2=B1 6% proc-vmstat.nr_slab_unre= claimable 91867 -23.8% 69979 proc-vmstat.nr_zone_active_an= on 65652 -1.6% 64622 proc-vmstat.nr_zone_inactive_= anon 4648577 -23.8% 3542930 =C2=B1 4% proc-vmstat.numa_hit 4555328 -24.3% 3449587 =C2=B1 4% proc-vmstat.numa_local 45275 =C2=B1 4% -84.9% 6828 proc-vmstat.pgactivate 6694983 -25.8% 4964955 =C2=B1 4% proc-vmstat.pgalloc_norm= al 7.825e+08 -32.1% 5.315e+08 =C2=B1 5% proc-vmstat.pgfault 6615706 -25.4% 4933308 =C2=B1 4% proc-vmstat.pgfree 2512 -92.6% 185.33 =C2=B1 5% turbostat.Avg_MHz 96.91 -89.7 7.17 =C2=B1 5% turbostat.Busy% 282134 =C2=B1 3% +451.8% 1556841 =C2=B1 26% turbostat.C1 0.01 +0.1 0.15 =C2=B1 14% turbostat.C1% 93722 =C2=B1 11% +5149.9% 4920371 =C2=B1 30% turbostat.C1E 0.01 +0.5 0.52 =C2=B1 36% turbostat.C1E% 2654346 =C2=B1 12% +3533.9% 96456202 =C2=B1 4% turbostat.C3 1.31 =C2=B1 35% +40.8 42.15 =C2=B1 27% turbostat.C3% 2015428 =C2=B1 5% +3387.9% 70296359 =C2=B1 10% turbostat.C6 1.80 =C2=B1 19% +48.6 50.41 =C2=B1 21% turbostat.C6% 2.14 =C2=B1 5% +2647.0% 58.88 turbostat.CPU%c1 0.28 =C2=B1 86% +4122.4% 11.96 =C2=B1 66% turbostat.CPU%c3 0.66 =C2=B1 33% +3231.8% 21.99 =C2=B1 38% turbostat.CPU%c6 54.00 -21.0% 42.67 =C2=B1 2% turbostat.CoreTmp 0.52 =C2=B1 14% +233.8% 1.75 =C2=B1 25% turbostat.Pkg%pc2 59.33 -19.1% 48.00 turbostat.PkgTmp 565.50 -38.4% 348.22 turbostat.PkgWatt 2841 -10.0% 2557 numa-vmstat.node0.nr_mapped 226584 -32.4% 153194 =C2=B1 10% numa-vmstat.node0.nr_pag= e_table_pages 598824 -31.3% 411102 =C2=B1 10% numa-vmstat.node0.nr_sla= b_unreclaimable 1499 =C2=B1 2% -18.3% 1225 numa-vmstat.node1.nr_map= ped 222867 -25.8% 165466 =C2=B1 8% numa-vmstat.node1.nr_pag= e_table_pages 697.67 =C2=B1 11% -43.0% 397.67 =C2=B1 57% numa-vmstat.node1.n= r_shmem 4633 =C2=B1 5% -26.9% 3387 =C2=B1 20% numa-vmstat.node1.n= r_slab_reclaimable 582030 -25.3% 434486 =C2=B1 8% numa-vmstat.node1.nr_sla= b_unreclaimable 869834 =C2=B1 4% -22.3% 675455 =C2=B1 8% numa-vmstat.node1.n= uma_hit 774378 =C2=B1 4% -27.5% 561295 =C2=B1 10% numa-vmstat.node1.n= uma_local 95455 +19.6% 114159 numa-vmstat.node1.numa_other 1659 =C2=B1 17% -26.3% 1223 numa-vmstat.node2.nr_map= ped 219759 -27.4% 159465 =C2=B1 10% numa-vmstat.node2.nr_pag= e_table_pages 573347 -26.8% 419676 =C2=B1 9% numa-vmstat.node2.nr_sla= b_unreclaimable 49433 =C2=B1 10% -44.4% 27484 =C2=B1 32% numa-vmstat.node3.n= r_active_anon 1829 =C2=B1 12% -32.0% 1243 numa-vmstat.node3.nr_map= ped 224449 -33.1% 150193 =C2=B1 7% numa-vmstat.node3.nr_pag= e_table_pages 586613 -32.2% 397888 =C2=B1 7% numa-vmstat.node3.nr_sla= b_unreclaimable 49433 =C2=B1 10% -44.4% 27484 =C2=B1 32% numa-vmstat.node3.n= r_zone_active_anon 11342 -9.8% 10231 numa-meminfo.node0.Mapped 3993788 =C2=B1 3% -25.8% 2964993 =C2=B1 12% numa-meminfo.node0.= MemUsed 906860 -32.4% 612935 =C2=B1 10% numa-meminfo.node0.PageT= ables 2397639 -31.4% 1644736 =C2=B1 10% numa-meminfo.node0.SUnre= claim 2430843 -30.9% 1679208 =C2=B1 10% numa-meminfo.node0.Slab 2839 =C2=B1 26% -55.5% 1262 =C2=B1 87% numa-meminfo.node1.= Inactive 18533 =C2=B1 5% -26.9% 13549 =C2=B1 20% numa-meminfo.node1.= KReclaimable 5976 -18.0% 4901 numa-meminfo.node1.Mapped 3667695 =C2=B1 2% -21.8% 2866565 =C2=B1 9% numa-meminfo.node1.= MemUsed 892364 -25.8% 662072 =C2=B1 8% numa-meminfo.node1.PageT= ables 18533 =C2=B1 5% -26.9% 13549 =C2=B1 20% numa-meminfo.node1.= SReclaimable 2330301 -25.4% 1738329 =C2=B1 8% numa-meminfo.node1.SUnre= claim 2792 =C2=B1 11% -43.0% 1592 =C2=B1 57% numa-meminfo.node1.= Shmem 2348834 -25.4% 1751879 =C2=B1 8% numa-meminfo.node1.Slab 6579 =C2=B1 16% -25.6% 4896 numa-meminfo.node2.Mapped 3760680 =C2=B1 4% -25.5% 2801836 =C2=B1 7% numa-meminfo.node2.= MemUsed 879566 -27.5% 638048 =C2=B1 10% numa-meminfo.node2.PageT= ables 2295105 -26.8% 1679120 =C2=B1 9% numa-meminfo.node2.SUnre= claim 2316800 -26.8% 1695376 =C2=B1 9% numa-meminfo.node2.Slab 197900 =C2=B1 10% -44.4% 110069 =C2=B1 32% numa-meminfo.node3.= Active 197820 =C2=B1 10% -44.4% 109944 =C2=B1 32% numa-meminfo.node3.= Active(anon) 7300 =C2=B1 12% -31.8% 4977 numa-meminfo.node3.Mapped 3957918 =C2=B1 2% -26.3% 2917027 =C2=B1 3% numa-meminfo.node3.= MemUsed 898474 -33.1% 600933 =C2=B1 7% numa-meminfo.node3.PageT= ables 2348303 -32.2% 1591936 =C2=B1 7% numa-meminfo.node3.SUnre= claim 2377495 -31.6% 1626948 =C2=B1 7% numa-meminfo.node3.Slab 18683 =C2=B1 3% -22.0% 14573 slabinfo.cred_jar.active= _objs 18683 =C2=B1 3% -22.0% 14573 slabinfo.cred_jar.num_ob= js 8411 -27.0% 6142 =C2=B1 13% slabinfo.files_cache.act= ive_objs 8411 -27.0% 6142 =C2=B1 13% slabinfo.files_cache.num= _objs 51583 -21.7% 40388 =C2=B1 3% slabinfo.filp.active_objs 806.67 -21.2% 635.33 =C2=B1 3% slabinfo.filp.active_sla= bs 51644 -21.2% 40691 =C2=B1 3% slabinfo.filp.num_objs 806.67 -21.2% 635.33 =C2=B1 3% slabinfo.filp.num_slabs 19744 =C2=B1 2% +16.0% 22910 =C2=B1 5% slabinfo.kmalloc-96= .active_objs 19862 =C2=B1 2% +15.8% 23006 =C2=B1 5% slabinfo.kmalloc-96= .num_objs 5853 -18.6% 4764 =C2=B1 15% slabinfo.mm_struct.activ= e_objs 5853 -18.6% 4764 =C2=B1 15% slabinfo.mm_struct.num_o= bjs 23269 -10.5% 20833 =C2=B1 6% slabinfo.proc_inode_cach= e.active_objs 23276 -10.5% 20839 =C2=B1 6% slabinfo.proc_inode_cach= e.num_objs 11010 =C2=B1 2% -6.3% 10321 =C2=B1 4% slabinfo.shmem_inod= e_cache.active_objs 11010 =C2=B1 2% -6.3% 10321 =C2=B1 4% slabinfo.shmem_inod= e_cache.num_objs 4390 -17.9% 3606 =C2=B1 8% slabinfo.sighand_cache.a= ctive_objs 4392 -17.7% 3616 =C2=B1 8% slabinfo.sighand_cache.n= um_objs 7116 -20.4% 5662 =C2=B1 10% slabinfo.signal_cache.ac= tive_objs 7116 -20.4% 5662 =C2=B1 10% slabinfo.signal_cache.nu= m_objs 10675 -23.9% 8127 =C2=B1 13% slabinfo.task_delay_info= .active_objs 10675 -23.9% 8127 =C2=B1 13% slabinfo.task_delay_info= .num_objs 3416 -18.5% 2785 =C2=B1 4% slabinfo.task_struct.act= ive_objs 687.67 -18.8% 558.67 =C2=B1 4% slabinfo.task_struct.act= ive_slabs 3440 -18.7% 2796 =C2=B1 4% slabinfo.task_struct.num= _objs 687.67 -18.8% 558.67 =C2=B1 4% slabinfo.task_struct.num= _slabs 45792115 -29.6% 32241884 =C2=B1 6% slabinfo.vm_area_struct.= active_objs 1144913 -29.6% 806357 =C2=B1 6% slabinfo.vm_area_struct.= active_slabs 45796577 -29.6% 32254336 =C2=B1 6% slabinfo.vm_area_struct.= num_objs 1144913 -29.6% 806357 =C2=B1 6% slabinfo.vm_area_struct.= num_slabs 0.64 =C2=B1 21% +2945.1% 19.39 =C2=B1 9% perf-stat.i.MPKI 5.929e+10 -87.0% 7.684e+09 =C2=B1 4% perf-stat.i.branch-instr= uctions 0.05 =C2=B1 24% +1.7 1.73 perf-stat.i.branch-miss-= rate% 18165016 +212.6% 56788224 =C2=B1 4% perf-stat.i.branch-misses 48.10 -41.0 7.12 =C2=B1 11% perf-stat.i.cache-miss-r= ate% 54971263 -64.2% 19652259 =C2=B1 8% perf-stat.i.cache-misses 1.164e+08 +137.9% 2.767e+08 =C2=B1 3% perf-stat.i.cache-refere= nces 23169 =C2=B1 2% +574.6% 156291 =C2=B1 7% perf-stat.i.context= -switches 1.69 +44.0% 2.43 perf-stat.i.cpi 4.828e+11 -92.4% 3.652e+10 =C2=B1 3% perf-stat.i.cpu-cycles 97.09 =C2=B1 2% -20.4% 77.31 =C2=B1 4% perf-stat.i.cpu-mig= rations 10978 -80.5% 2139 =C2=B1 4% perf-stat.i.cycles-betwe= en-cache-misses 0.02 =C2=B1 11% +0.4 0.37 =C2=B1 5% perf-stat.i.dTLB-lo= ad-miss-rate% 12748269 +51.2% 19269023 perf-stat.i.dTLB-load-misses 8.967e+10 -92.3% 6.889e+09 =C2=B1 4% perf-stat.i.dTLB-loads 0.04 =C2=B1 12% +0.1 0.12 =C2=B1 2% perf-stat.i.dTLB-st= ore-miss-rate% 499845 =C2=B1 12% +392.1% 2459874 =C2=B1 3% perf-stat.i.dTLB-st= ore-misses 2.007e+09 +14.5% 2.298e+09 =C2=B1 3% perf-stat.i.dTLB-stores 86.08 -12.7 73.42 =C2=B1 2% perf-stat.i.iTLB-load-mi= ss-rate% 5182063 +9.9% 5694315 =C2=B1 3% perf-stat.i.iTLB-load-mi= sses 138350 +1322.6% 1968129 =C2=B1 10% perf-stat.i.iTLB-loads 2.923e+11 -91.3% 2.542e+10 =C2=B1 4% perf-stat.i.instructions 1348186 =C2=B1 4% -99.7% 4431 =C2=B1 7% perf-stat.i.instruc= tions-per-iTLB-miss 0.60 +14.5% 0.69 perf-stat.i.ipc 2093222 -34.9% 1363023 =C2=B1 4% perf-stat.i.minor-faults 79.67 +16.3 96.01 perf-stat.i.node-load-miss-ra= te% 11076687 -27.0% 8080669 =C2=B1 7% perf-stat.i.node-load-mi= sses 2984622 -87.7% 366915 =C2=B1 3% perf-stat.i.node-loads 65.65 +2.5 68.17 perf-stat.i.node-store-miss-r= ate% 3579988 -17.0% 2972728 =C2=B1 6% perf-stat.i.node-store-m= isses 1865411 -26.5% 1371147 =C2=B1 8% perf-stat.i.node-stores 2093225 -34.9% 1363026 =C2=B1 4% perf-stat.i.page-faults 0.40 +2643.6% 10.93 =C2=B1 7% perf-stat.overall.MPKI 0.03 +0.7 0.74 perf-stat.overall.branch-miss= -rate% 47.23 -40.1 7.15 =C2=B1 11% perf-stat.overall.cache-= miss-rate% 1.65 -12.7% 1.44 perf-stat.overall.cpi 8779 -78.8% 1865 =C2=B1 4% perf-stat.overall.cycles= -between-cache-misses 0.01 +0.3 0.28 =C2=B1 4% perf-stat.overall.dTLB-l= oad-miss-rate% 0.02 =C2=B1 12% +0.1 0.11 perf-stat.overall.dTLB-s= tore-miss-rate% 97.39 -23.0 74.37 =C2=B1 2% perf-stat.overall.iTLB-l= oad-miss-rate% 56402 -92.1% 4463 perf-stat.overall.instruction= s-per-iTLB-miss 0.61 +14.5% 0.69 perf-stat.overall.ipc 78.77 +16.9 95.62 perf-stat.overall.node-load-m= iss-rate% 65.74 +2.7 68.47 perf-stat.overall.node-store-= miss-rate% 31078 -86.6% 4154 perf-stat.overall.path-length 5.911e+10 -87.0% 7.66e+09 =C2=B1 4% perf-stat.ps.branch-inst= ructions 18126329 +212.3% 56614513 =C2=B1 4% perf-stat.ps.branch-miss= es 54823408 -64.1% 19657358 =C2=B1 8% perf-stat.ps.cache-misses 1.161e+08 +137.8% 2.76e+08 =C2=B1 3% perf-stat.ps.cache-refer= ences 23094 =C2=B1 2% +574.6% 155801 =C2=B1 7% perf-stat.ps.contex= t-switches 4.813e+11 -92.4% 3.654e+10 =C2=B1 3% perf-stat.ps.cpu-cycles 96.89 =C2=B1 2% -20.2% 77.29 =C2=B1 4% perf-stat.ps.cpu-mi= grations 12709846 +51.1% 19206141 perf-stat.ps.dTLB-load-misses 8.939e+10 -92.3% 6.869e+09 =C2=B1 4% perf-stat.ps.dTLB-loads 498796 =C2=B1 12% +391.6% 2452332 =C2=B1 3% perf-stat.ps.dTLB-s= tore-misses 2.001e+09 +14.5% 2.292e+09 =C2=B1 3% perf-stat.ps.dTLB-stores 5166142 +9.9% 5675825 =C2=B1 3% perf-stat.ps.iTLB-load-m= isses 138196 +1319.9% 1962210 =C2=B1 10% perf-stat.ps.iTLB-loads 2.914e+11 -91.3% 2.535e+10 =C2=B1 4% perf-stat.ps.instructions 2086551 -34.9% 1358354 =C2=B1 4% perf-stat.ps.minor-faults 11043965 -27.0% 8061836 =C2=B1 7% perf-stat.ps.node-load-m= isses 2976983 -87.6% 367987 =C2=B1 3% perf-stat.ps.node-loads 3569562 -16.9% 2966237 =C2=B1 6% perf-stat.ps.node-store-= misses 1859928 -26.5% 1367126 =C2=B1 8% perf-stat.ps.node-stores 2086551 -34.9% 1358354 =C2=B1 4% perf-stat.ps.page-faults 1.093e+14 -90.9% 9.918e+12 =C2=B1 6% perf-stat.total.instruct= ions 0.00 +1.2e+10% 115.65 =C2=B1 79% sched_debug.cfs_rq:/.MIN= _vruntime.avg 0.00 +1.4e+12% 13538 =C2=B1 61% sched_debug.cfs_rq:/.MIN= _vruntime.max 0.00 +5.7e+25% 1185 =C2=B1 70% sched_debug.cfs_rq:/.MIN= _vruntime.stddev 13838 =C2=B1 3% +669.4% 106475 =C2=B1 8% sched_debug.cfs_rq:= /.load.max 2138 =C2=B1 20% -100.0% 0.00 sched_debug.cfs_rq:/.loa= d.min 1549 =C2=B1 14% +1270.5% 21233 =C2=B1 7% sched_debug.cfs_rq:= /.load.stddev 9.69 =C2=B1 6% -48.1% 5.03 =C2=B1 26% sched_debug.cfs_rq:= /.load_avg.avg 2.78 =C2=B1 12% -100.0% 0.00 sched_debug.cfs_rq:/.loa= d_avg.min 0.00 +1.2e+10% 115.65 =C2=B1 79% sched_debug.cfs_rq:/.max= _vruntime.avg 0.00 +1.4e+12% 13538 =C2=B1 61% sched_debug.cfs_rq:/.max= _vruntime.max 0.00 +5.7e+25% 1185 =C2=B1 70% sched_debug.cfs_rq:/.max= _vruntime.stddev 30032364 -99.7% 104492 =C2=B1 5% sched_debug.cfs_rq:/.min= _vruntime.avg 30308408 -99.5% 140383 =C2=B1 2% sched_debug.cfs_rq:/.min= _vruntime.max 27979369 -99.8% 65034 =C2=B1 13% sched_debug.cfs_rq:/.min= _vruntime.min 311252 =C2=B1 5% -95.2% 14804 =C2=B1 10% sched_debug.cfs_rq:= /.min_vruntime.stddev 0.82 -93.3% 0.06 =C2=B1 4% sched_debug.cfs_rq:/.nr_= running.avg 0.39 =C2=B1 20% -100.0% 0.00 sched_debug.cfs_rq:/.nr_= running.min 0.12 =C2=B1 16% +84.0% 0.22 sched_debug.cfs_rq:/.nr_= running.stddev 227.50 =C2=B1 35% -57.4% 96.86 =C2=B1 70% sched_debug.cfs_rq:= /.removed.load_avg.max 10505 =C2=B1 35% -57.2% 4492 =C2=B1 70% sched_debug.cfs_rq:= /.removed.runnable_sum.max 92.94 =C2=B1 11% -47.9% 48.43 =C2=B1 70% sched_debug.cfs_rq:= /.removed.util_avg.max 3.64 -73.6% 0.96 =C2=B1 6% sched_debug.cfs_rq:/.run= nable_load_avg.avg 14.83 +596.1% 103.25 =C2=B1 8% sched_debug.cfs_rq:/.run= nable_load_avg.max 1.22 =C2=B1 34% -100.0% 0.00 sched_debug.cfs_rq:/.run= nable_load_avg.min 1.54 =C2=B1 8% +436.8% 8.28 =C2=B1 9% sched_debug.cfs_rq:= /.runnable_load_avg.stddev 12576 =C2=B1 2% +746.6% 106475 =C2=B1 8% sched_debug.cfs_rq:= /.runnable_weight.max 2138 =C2=B1 20% -100.0% 0.00 sched_debug.cfs_rq:/.run= nable_weight.min 1445 =C2=B1 11% +1371.4% 21266 =C2=B1 7% sched_debug.cfs_rq:= /.runnable_weight.stddev 279148 =C2=B1 29% -95.1% 13767 =C2=B1 21% sched_debug.cfs_rq:= /.spread0.max -2052888 -97.0% -61649 sched_debug.cfs_rq:/.spread0.= min 311380 =C2=B1 5% -95.2% 14824 =C2=B1 10% sched_debug.cfs_rq:= /.spread0.stddev 868.13 -92.0% 69.75 =C2=B1 2% sched_debug.cfs_rq:/.uti= l_avg.avg 1483 =C2=B1 6% -53.4% 691.44 =C2=B1 3% sched_debug.cfs_rq:= /.util_avg.max 291.22 =C2=B1 26% -100.0% 0.00 sched_debug.cfs_rq:/.uti= l_avg.min 108.79 =C2=B1 5% -26.5% 79.96 =C2=B1 3% sched_debug.cfs_rq:= /.util_avg.stddev 776.76 -99.4% 4.78 =C2=B1 4% sched_debug.cfs_rq:/.uti= l_est_enqueued.avg 1417 =C2=B1 2% -81.7% 259.83 =C2=B1 8% sched_debug.cfs_rq:= /.util_est_enqueued.max 25.00 =C2=B1138% -100.0% 0.00 sched_debug.cfs_rq:/.uti= l_est_enqueued.min 155.47 =C2=B1 11% -82.5% 27.22 =C2=B1 5% sched_debug.cfs_rq:= /.util_est_enqueued.stddev 631145 =C2=B1 8% +41.7% 894444 sched_debug.cpu.avg_idle= .avg 304813 =C2=B1 3% -47.5% 160134 =C2=B1 5% sched_debug.cpu.avg= _idle.stddev 217240 =C2=B1 2% +9.8% 238611 =C2=B1 6% sched_debug.cpu.clo= ck.avg 217260 =C2=B1 2% +9.8% 238626 =C2=B1 6% sched_debug.cpu.clo= ck.max 217219 =C2=B1 2% +9.8% 238597 =C2=B1 6% sched_debug.cpu.clo= ck.min 11.94 =C2=B1 6% -30.3% 8.32 =C2=B1 5% sched_debug.cpu.clo= ck.stddev 217240 =C2=B1 2% +9.8% 238611 =C2=B1 6% sched_debug.cpu.clo= ck_task.avg 217260 =C2=B1 2% +9.8% 238626 =C2=B1 6% sched_debug.cpu.clo= ck_task.max 217219 =C2=B1 2% +9.8% 238597 =C2=B1 6% sched_debug.cpu.clo= ck_task.min 11.94 =C2=B1 6% -30.3% 8.32 =C2=B1 5% sched_debug.cpu.clo= ck_task.stddev 3.88 =C2=B1 11% -77.5% 0.87 =C2=B1 4% sched_debug.cpu.cpu= _load[0].avg 1.00 =C2=B1 27% -100.0% 0.00 sched_debug.cpu.cpu_load= [0].min 3.75 =C2=B1 7% -76.7% 0.88 =C2=B1 6% sched_debug.cpu.cpu= _load[1].avg 42.44 =C2=B1 92% +140.4% 102.02 =C2=B1 7% sched_debug.cpu.cpu= _load[1].max 1.28 =C2=B1 30% -100.0% 0.00 sched_debug.cpu.cpu_load= [1].min 3.28 =C2=B1 80% +135.1% 7.71 =C2=B1 6% sched_debug.cpu.cpu= _load[1].stddev 3.71 =C2=B1 5% -79.1% 0.77 =C2=B1 5% sched_debug.cpu.cpu= _load[2].avg 29.94 =C2=B1 76% +225.8% 97.56 =C2=B1 4% sched_debug.cpu.cpu= _load[2].max 1.67 =C2=B1 29% -100.0% 0.00 sched_debug.cpu.cpu_load= [2].min 2.36 =C2=B1 61% +210.4% 7.33 =C2=B1 4% sched_debug.cpu.cpu= _load[2].stddev 3.68 =C2=B1 3% -81.6% 0.68 =C2=B1 2% sched_debug.cpu.cpu= _load[3].avg 23.56 =C2=B1 60% +281.4% 89.84 =C2=B1 7% sched_debug.cpu.cpu= _load[3].max 1.78 =C2=B1 28% -100.0% 0.00 sched_debug.cpu.cpu_load= [3].min 1.88 =C2=B1 45% +255.1% 6.69 =C2=B1 6% sched_debug.cpu.cpu= _load[3].stddev 3.69 -83.7% 0.60 =C2=B1 13% sched_debug.cpu.cpu_load= [4].avg 27.94 =C2=B1 6% +196.8% 82.94 =C2=B1 17% sched_debug.cpu.cpu= _load[4].max 1.78 =C2=B1 28% -100.0% 0.00 sched_debug.cpu.cpu_load= [4].min 2.10 =C2=B1 5% +190.9% 6.10 =C2=B1 16% sched_debug.cpu.cpu= _load[4].stddev 2565 =C2=B1 2% -92.9% 182.20 =C2=B1 5% sched_debug.cpu.cur= r->pid.avg 7577 +10.5% 8374 =C2=B1 5% sched_debug.cpu.curr->pi= d.max 1092 =C2=B1 20% -100.0% 0.00 sched_debug.cpu.curr->pi= d.min 585.80 =C2=B1 13% +52.1% 891.25 =C2=B1 4% sched_debug.cpu.cur= r->pid.stddev 13838 =C2=B1 3% +669.4% 106475 =C2=B1 8% sched_debug.cpu.loa= d.max 2138 =C2=B1 20% -100.0% 0.00 sched_debug.cpu.load.min 1390 =C2=B1 12% +1378.0% 20550 =C2=B1 6% sched_debug.cpu.loa= d.stddev 0.00 =C2=B1 22% -84.8% 0.00 =C2=B1 2% sched_debug.cpu.nex= t_balance.stddev 159307 =C2=B1 2% +12.6% 179321 =C2=B1 8% sched_debug.cpu.nr_= load_updates.avg 166946 =C2=B1 3% +12.3% 187514 =C2=B1 8% sched_debug.cpu.nr_= load_updates.max 0.82 -93.8% 0.05 =C2=B1 5% sched_debug.cpu.nr_runni= ng.avg 1.72 =C2=B1 4% -41.9% 1.00 sched_debug.cpu.nr_runni= ng.max 0.39 =C2=B1 20% -100.0% 0.00 sched_debug.cpu.nr_runni= ng.min 0.15 =C2=B1 10% +44.1% 0.22 sched_debug.cpu.nr_runni= ng.stddev 23914 =C2=B1 3% +485.7% 140058 =C2=B1 13% sched_debug.cpu.nr_= switches.avg 127000 =C2=B1 25% +41.2% 179360 =C2=B1 10% sched_debug.cpu.nr_= switches.max 7479 =C2=B1 3% +991.4% 81627 =C2=B1 19% sched_debug.cpu.nr_= switches.min 16386 =C2=B1 13% +15.9% 18990 sched_debug.cpu.nr_switc= hes.stddev 0.03 =C2=B1 38% +2491.5% 0.82 sched_debug.cpu.nr_unint= erruptible.avg 13.15 =C2=B1 9% +34.7% 17.72 =C2=B1 3% sched_debug.cpu.nr_= uninterruptible.stddev 217219 =C2=B1 2% +9.8% 238597 =C2=B1 6% sched_debug.cpu_clk 212462 =C2=B1 2% +10.1% 233840 =C2=B1 6% sched_debug.ktime 1.26 -100.0% 0.00 sched_debug.rt_rq:/.rt_runtim= e.stddev 221530 +9.6% 242891 =C2=B1 5% sched_debug.sched_clk 91.35 -89.2 2.19 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.entry_SYSCALL_64_after_hwframe.mmap64 91.34 -89.2 2.19 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.do_syscall_64.entry_SYSCALL_64_after_hwframe.mmap64 91.43 -89.1 2.29 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.mmap64 91.82 -88.9 2.89 =C2=B1 36% perf-profile.calltrace.c= ycles-pp.osq_lock.__rwsem_down_write_failed_common.down_write.vma_link.mmap= _region 90.74 -88.7 2.08 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after= _hwframe.mmap64 90.77 -88.6 2.14 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe.mmap64 92.35 -86.7 5.62 =C2=B1 17% perf-profile.calltrace.c= ycles-pp.__rwsem_down_write_failed_common.down_write.vma_link.mmap_region.d= o_mmap 92.40 -86.6 5.84 =C2=B1 17% perf-profile.calltrace.c= ycles-pp.down_write.vma_link.mmap_region.do_mmap.vm_mmap_pgoff 92.91 -83.8 9.13 =C2=B1 11% perf-profile.calltrace.c= ycles-pp.vma_link.mmap_region.do_mmap.vm_mmap_pgoff.ksys_mmap_pgoff 93.05 -83.0 10.09 =C2=B1 10% perf-profile.calltrace.c= ycles-pp.mmap_region.do_mmap.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64 93.17 -82.4 10.77 =C2=B1 10% perf-profile.calltrace.c= ycles-pp.do_mmap.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_= 64_after_hwframe 0.00 +0.5 0.52 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.schedule.__rwsem_down_write_failed_common.down_write.vma_link.mmap= _region 0.00 +0.5 0.55 =C2=B1 6% perf-profile.calltrace.c= ycles-pp.__next_timer_interrupt.get_next_timer_interrupt.tick_nohz_next_eve= nt.tick_nohz_get_sleep_length.menu_select 0.00 +0.6 0.56 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.__sched_text_start.schedule_idle.do_idle.cpu_startup_entry.start_s= econdary 0.00 +0.6 0.58 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.schedule_idle.do_idle.cpu_startup_entry.start_secondary.secondary_= startup_64 0.00 +0.6 0.62 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.try_to_wake_up.wake_up_q.rwsem_wake.vma_link.mmap_region 0.00 +0.6 0.62 =C2=B1 6% perf-profile.calltrace.c= ycles-pp.rebalance_domains.__softirqentry_text_start.irq_exit.smp_apic_time= r_interrupt.apic_timer_interrupt 0.00 +0.6 0.63 =C2=B1 8% perf-profile.calltrace.c= ycles-pp.swapgs_restore_regs_and_return_to_usermode.do_access 0.00 +0.6 0.65 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.wake_up_q.rwsem_wake.vma_link.mmap_region.do_mmap 0.00 +0.7 0.70 =C2=B1 2% perf-profile.calltrace.c= ycles-pp.sched_ttwu_pending.do_idle.cpu_startup_entry.start_secondary.secon= dary_startup_64 0.00 +0.8 0.78 =C2=B1 6% perf-profile.calltrace.c= ycles-pp.clockevents_program_event.hrtimer_interrupt.smp_apic_timer_interru= pt.apic_timer_interrupt.cpuidle_enter_state 0.00 +0.8 0.79 =C2=B1 12% perf-profile.calltrace.c= ycles-pp.rwsem_spin_on_owner.__rwsem_down_write_failed_common.down_write.vm= a_link.mmap_region 0.00 +0.8 0.83 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.tick_irq_enter.irq_enter.smp_apic_timer_interrupt.apic_timer_inter= rupt.cpuidle_enter_state 0.00 +0.9 0.89 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.vma_interval_tree_insert.vma_link.mmap_region.do_mmap.vm_mmap_pgoff 0.00 +0.9 0.91 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.get_next_timer_interrupt.tick_nohz_next_event.tick_nohz_get_sleep_= length.menu_select.do_idle 0.00 +0.9 0.92 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.rwsem_wake.vma_link.mmap_region.do_mmap.vm_mmap_pgoff 0.00 +1.0 0.98 perf-profile.calltrace.cycles= -pp.scheduler_tick.update_process_times.tick_sched_handle.tick_sched_timer.= __hrtimer_run_queues 0.00 +1.0 1.00 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.irq_enter.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_en= ter_state.do_idle 0.51 +1.5 1.98 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.handle_mm_fault.__do_page_fault.do_page_fault.page_fault.do_access 0.00 +1.6 1.61 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.__softirqentry_text_start.irq_exit.smp_apic_timer_interrupt.apic_t= imer_interrupt.cpuidle_enter_state 0.00 +1.7 1.65 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.__handle_mm_fault.handle_mm_fault.__do_page_fault.do_page_fault.pa= ge_fault 0.00 +1.9 1.87 =C2=B1 7% perf-profile.calltrace.c= ycles-pp.tick_nohz_next_event.tick_nohz_get_sleep_length.menu_select.do_idl= e.cpu_startup_entry 0.00 +1.9 1.89 =C2=B1 2% perf-profile.calltrace.c= ycles-pp.update_process_times.tick_sched_handle.tick_sched_timer.__hrtimer_= run_queues.hrtimer_interrupt 0.00 +2.1 2.09 perf-profile.calltrace.cycles= -pp.irq_exit.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_st= ate.do_idle 0.00 +2.1 2.12 =C2=B1 2% perf-profile.calltrace.c= ycles-pp.tick_sched_handle.tick_sched_timer.__hrtimer_run_queues.hrtimer_in= terrupt.smp_apic_timer_interrupt 0.00 +2.2 2.25 =C2=B1 6% perf-profile.calltrace.c= ycles-pp.tick_nohz_get_sleep_length.menu_select.do_idle.cpu_startup_entry.s= tart_secondary 0.77 +2.3 3.12 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.__do_page_fault.do_page_fault.page_fault.do_access 0.00 +2.4 2.39 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.tick_sched_timer.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_t= imer_interrupt.apic_timer_interrupt 0.83 +2.4 3.27 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.do_page_fault.page_fault.do_access 0.00 +3.8 3.82 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.__hrtimer_run_queues.hrtimer_interrupt.smp_apic_timer_interrupt.ap= ic_timer_interrupt.cpuidle_enter_state 3.77 +3.8 7.59 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.do_rw_once 0.00 +4.0 4.01 =C2=B1 5% perf-profile.calltrace.c= ycles-pp.menu_select.do_idle.cpu_startup_entry.start_secondary.secondary_st= artup_64 1.16 +4.7 5.88 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.page_fault.do_access 0.00 +5.4 5.38 =C2=B1 3% perf-profile.calltrace.c= ycles-pp.hrtimer_interrupt.smp_apic_timer_interrupt.apic_timer_interrupt.cp= uidle_enter_state.do_idle 2.48 =C2=B1 46% +6.4 8.89 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.vm_mmap_pgoff.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_= after_hwframe 2.48 =C2=B1 46% +6.7 9.16 =C2=B1 11% perf-profile.calltr= ace.cycles-pp.ksys_mmap_pgoff.do_syscall_64.entry_SYSCALL_64_after_hwframe 2.50 =C2=B1 46% +6.8 9.34 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.do_syscall_64.entry_SYSCALL_64_after_hwframe 2.50 =C2=B1 46% +6.9 9.35 =C2=B1 10% perf-profile.calltr= ace.cycles-pp.entry_SYSCALL_64_after_hwframe 3.09 +7.1 10.16 =C2=B1 4% perf-profile.calltrace.c= ycles-pp.do_access 0.00 +8.9 8.93 perf-profile.calltrace.cycles= -pp.smp_apic_timer_interrupt.apic_timer_interrupt.cpuidle_enter_state.do_id= le.cpu_startup_entry 0.00 +10.4 10.41 perf-profile.calltrace.cycles= -pp.apic_timer_interrupt.cpuidle_enter_state.do_idle.cpu_startup_entry.star= t_secondary 0.29 =C2=B1141% +53.1 53.36 =C2=B1 3% perf-profile.calltr= ace.cycles-pp.intel_idle.cpuidle_enter_state.do_idle.cpu_startup_entry.star= t_secondary 0.30 =C2=B1141% +63.6 63.91 =C2=B1 3% perf-profile.calltr= ace.cycles-pp.cpuidle_enter_state.do_idle.cpu_startup_entry.start_secondary= .secondary_startup_64 0.30 =C2=B1141% +70.8 71.15 =C2=B1 2% perf-profile.calltr= ace.cycles-pp.do_idle.cpu_startup_entry.start_secondary.secondary_startup_64 0.30 =C2=B1141% +70.9 71.20 =C2=B1 2% perf-profile.calltr= ace.cycles-pp.cpu_startup_entry.start_secondary.secondary_startup_64 0.30 =C2=B1141% +70.9 71.20 =C2=B1 2% perf-profile.calltr= ace.cycles-pp.start_secondary.secondary_startup_64 0.30 =C2=B1141% +71.3 71.60 =C2=B1 2% perf-profile.calltr= ace.cycles-pp.secondary_startup_64 91.43 -89.1 2.29 =C2=B1 3% perf-profile.children.cy= cles-pp.mmap64 91.86 -88.8 3.02 =C2=B1 29% perf-profile.children.cy= cles-pp.osq_lock 92.36 -86.7 5.62 =C2=B1 17% perf-profile.children.cy= cles-pp.__rwsem_down_write_failed_common 92.40 -86.6 5.84 =C2=B1 16% perf-profile.children.cy= cles-pp.down_write 92.91 -83.8 9.14 =C2=B1 11% perf-profile.children.cy= cles-pp.vma_link 93.06 -83.0 10.09 =C2=B1 10% perf-profile.children.cy= cles-pp.mmap_region 93.18 -82.4 10.78 =C2=B1 10% perf-profile.children.cy= cles-pp.do_mmap 93.21 -82.3 10.96 =C2=B1 10% perf-profile.children.cy= cles-pp.vm_mmap_pgoff 93.88 -82.2 11.63 =C2=B1 8% perf-profile.children.cy= cles-pp.do_syscall_64 93.88 -82.2 11.64 =C2=B1 9% perf-profile.children.cy= cles-pp.entry_SYSCALL_64_after_hwframe 93.25 -82.0 11.30 =C2=B1 9% perf-profile.children.cy= cles-pp.ksys_mmap_pgoff 0.14 =C2=B1 3% -0.1 0.08 =C2=B1 10% perf-profile.childr= en.cycles-pp.task_tick_fair 0.00 +0.1 0.05 perf-profile.children.cycles-= pp.pick_next_task_idle 0.00 +0.1 0.05 perf-profile.children.cycles-= pp.prepend_path 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.read_counters 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.__run_perf_stat 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.process_interval 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.perf_evsel__read_counter 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.trigger_load_balance 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.cpumask_next_and 0.00 +0.1 0.05 =C2=B1 8% perf-profile.children.cy= cles-pp.intel_pmu_disable_all 0.00 +0.1 0.06 =C2=B1 8% perf-profile.children.cy= cles-pp.up_read 0.00 +0.1 0.06 =C2=B1 16% perf-profile.children.cy= cles-pp.ksoftirqd_running 0.00 +0.1 0.06 =C2=B1 13% perf-profile.children.cy= cles-pp.tick_sched_do_timer 0.00 +0.1 0.06 perf-profile.children.cycles-= pp.switch_mm 0.00 +0.1 0.06 =C2=B1 19% perf-profile.children.cy= cles-pp.down_read_trylock 0.00 +0.1 0.06 =C2=B1 7% perf-profile.children.cy= cles-pp.__might_sleep 0.00 +0.1 0.06 =C2=B1 19% perf-profile.children.cy= cles-pp.___might_sleep 0.00 +0.1 0.07 =C2=B1 7% perf-profile.children.cy= cles-pp.vfs_read 0.00 +0.1 0.07 =C2=B1 7% perf-profile.children.cy= cles-pp.ksys_read 0.00 +0.1 0.07 =C2=B1 7% perf-profile.children.cy= cles-pp.scheduler_ipi 0.00 +0.1 0.07 =C2=B1 11% perf-profile.children.cy= cles-pp.tick_nohz_idle_exit 0.00 +0.1 0.07 =C2=B1 11% perf-profile.children.cy= cles-pp.hrtimer_forward 0.00 +0.1 0.07 perf-profile.children.cycles-= pp.irq_work_needs_cpu 0.00 +0.1 0.07 perf-profile.children.cycles-= pp.tick_check_broadcast_expired 0.00 +0.1 0.07 =C2=B1 11% perf-profile.children.cy= cles-pp.__task_rq_lock 0.00 +0.1 0.07 perf-profile.children.cycles-= pp.tick_program_event 0.00 +0.1 0.07 =C2=B1 28% perf-profile.children.cy= cles-pp.menu_reflect 0.00 +0.1 0.07 =C2=B1 6% perf-profile.children.cy= cles-pp.cpuidle_not_available 0.00 +0.1 0.08 =C2=B1 32% perf-profile.children.cy= cles-pp.ret_from_fork 0.00 +0.1 0.08 =C2=B1 32% perf-profile.children.cy= cles-pp.kthread 0.00 +0.1 0.08 =C2=B1 6% perf-profile.children.cy= cles-pp.entry_SYSCALL_64 0.00 +0.1 0.08 =C2=B1 6% perf-profile.children.cy= cles-pp.rcu_core 0.00 +0.1 0.08 =C2=B1 16% perf-profile.children.cy= cles-pp.irq_work_tick 0.00 +0.1 0.08 =C2=B1 6% perf-profile.children.cy= cles-pp.__rwsem_mark_wake 0.00 +0.1 0.08 =C2=B1 6% perf-profile.children.cy= cles-pp.reschedule_interrupt 0.00 +0.1 0.08 =C2=B1 10% perf-profile.children.cy= cles-pp.check_preempt_curr 0.00 +0.1 0.08 =C2=B1 20% perf-profile.children.cy= cles-pp.rb_erase 0.00 +0.1 0.08 perf-profile.children.cycles-= pp.__switch_to 0.00 +0.1 0.08 =C2=B1 28% perf-profile.children.cy= cles-pp.irq_work_run_list 0.00 +0.1 0.08 =C2=B1 11% perf-profile.children.cy= cles-pp.call_cpuidle 0.00 +0.1 0.08 =C2=B1 5% perf-profile.children.cy= cles-pp.load_new_mm_cr3 0.00 +0.1 0.09 =C2=B1 10% perf-profile.children.cy= cles-pp.osq_unlock 0.00 +0.1 0.09 =C2=B1 5% perf-profile.children.cy= cles-pp.leave_mm 0.00 +0.1 0.09 =C2=B1 10% perf-profile.children.cy= cles-pp.calc_global_load_tick 0.00 +0.1 0.09 =C2=B1 5% perf-profile.children.cy= cles-pp.kmem_cache_alloc_trace 0.00 +0.1 0.10 =C2=B1 9% perf-profile.children.cy= cles-pp.rcu_eqs_exit 0.00 +0.1 0.10 =C2=B1 9% perf-profile.children.cy= cles-pp.rb_insert_color 0.00 +0.1 0.10 =C2=B1 16% perf-profile.children.cy= cles-pp.selinux_mmap_file 0.00 +0.1 0.10 =C2=B1 8% perf-profile.children.cy= cles-pp.update_cfs_group 0.00 +0.1 0.10 =C2=B1 8% perf-profile.children.cy= cles-pp.perf_iterate_sb 0.00 +0.1 0.10 =C2=B1 12% perf-profile.children.cy= cles-pp.rcu_irq_exit 0.00 +0.1 0.10 =C2=B1 4% perf-profile.children.cy= cles-pp.vma_interval_tree_augment_rotate 0.00 +0.1 0.10 =C2=B1 4% perf-profile.children.cy= cles-pp.update_cfs_rq_h_load 0.00 +0.1 0.10 =C2=B1 4% perf-profile.children.cy= cles-pp.interrupt_entry 0.00 +0.1 0.10 =C2=B1 19% perf-profile.children.cy= cles-pp.idle_cpu 0.00 +0.1 0.11 =C2=B1 43% perf-profile.children.cy= cles-pp.poll_idle 0.00 +0.1 0.11 =C2=B1 32% perf-profile.children.cy= cles-pp.new_slab 0.00 +0.1 0.11 =C2=B1 7% perf-profile.children.cy= cles-pp.ttwu_do_wakeup 0.00 +0.1 0.11 =C2=B1 7% perf-profile.children.cy= cles-pp.rcu_eqs_enter 0.00 +0.1 0.11 =C2=B1 11% perf-profile.children.cy= cles-pp.security_mmap_file 0.00 +0.1 0.12 =C2=B1 4% perf-profile.children.cy= cles-pp.set_next_entity 0.00 +0.1 0.12 =C2=B1 29% perf-profile.children.cy= cles-pp.__slab_alloc 0.00 +0.1 0.12 =C2=B1 29% perf-profile.children.cy= cles-pp.___slab_alloc 0.00 +0.1 0.12 =C2=B1 11% perf-profile.children.cy= cles-pp.tick_nohz_tick_stopped 0.00 +0.1 0.12 =C2=B1 10% perf-profile.children.cy= cles-pp.__intel_pmu_enable_all 0.00 +0.1 0.13 =C2=B1 12% perf-profile.children.cy= cles-pp.sync_regs 0.00 +0.1 0.13 =C2=B1 21% perf-profile.children.cy= cles-pp.account_process_tick 0.00 +0.1 0.14 =C2=B1 9% perf-profile.children.cy= cles-pp.tsc_verify_tsc_adjust 0.00 +0.1 0.14 =C2=B1 9% perf-profile.children.cy= cles-pp.rcu_dynticks_eqs_exit 0.00 +0.1 0.14 =C2=B1 15% perf-profile.children.cy= cles-pp.pm_qos_read_value 0.00 +0.1 0.14 =C2=B1 5% perf-profile.children.cy= cles-pp.hrtimer_get_next_event 0.00 +0.1 0.14 =C2=B1 5% perf-profile.children.cy= cles-pp.vmacache_find 0.00 +0.1 0.14 perf-profile.children.cycles-= pp.d_path 0.00 +0.1 0.14 =C2=B1 8% perf-profile.children.cy= cles-pp.syscall_return_via_sysret 0.00 +0.1 0.14 =C2=B1 8% perf-profile.children.cy= cles-pp.cpu_load_update_active 0.00 +0.1 0.14 =C2=B1 3% perf-profile.children.cy= cles-pp.rb_next 0.00 +0.1 0.14 =C2=B1 3% perf-profile.children.cy= cles-pp.cpu_load_update 0.00 +0.1 0.15 =C2=B1 21% perf-profile.children.cy= cles-pp.kmem_cache_alloc 0.00 +0.1 0.15 =C2=B1 5% perf-profile.children.cy= cles-pp.__update_load_avg_cfs_rq 0.00 +0.2 0.15 =C2=B1 5% perf-profile.children.cy= cles-pp.arch_cpu_idle_enter 0.00 +0.2 0.15 =C2=B1 14% perf-profile.children.cy= cles-pp.rcu_irq_enter 0.05 +0.2 0.20 =C2=B1 2% perf-profile.children.cy= cles-pp.ktime_get_update_offsets_now 0.00 +0.2 0.15 =C2=B1 6% perf-profile.children.cy= cles-pp.wake_q_add 0.00 +0.2 0.16 =C2=B1 10% perf-profile.children.cy= cles-pp.rcu_idle_exit 0.00 +0.2 0.16 =C2=B1 13% perf-profile.children.cy= cles-pp.pm_qos_request 0.00 +0.2 0.16 =C2=B1 8% perf-profile.children.cy= cles-pp.run_local_timers 0.00 +0.2 0.16 =C2=B1 5% perf-profile.children.cy= cles-pp.tick_check_oneshot_broadcast_this_cpu 0.07 =C2=B1 6% +0.2 0.24 =C2=B1 3% perf-profile.childr= en.cycles-pp.__vma_link_rb 0.00 +0.2 0.17 =C2=B1 18% perf-profile.children.cy= cles-pp.vm_area_alloc 0.00 +0.2 0.17 =C2=B1 10% perf-profile.children.cy= cles-pp.__hrtimer_get_next_event 0.07 +0.2 0.24 =C2=B1 3% perf-profile.children.cy= cles-pp.do_anonymous_page 0.00 +0.2 0.17 =C2=B1 9% perf-profile.children.cy= cles-pp.__x86_indirect_thunk_rax 0.00 +0.2 0.17 perf-profile.children.cycles-= pp.__update_load_avg_se 0.00 +0.2 0.17 =C2=B1 8% perf-profile.children.cy= cles-pp._raw_spin_trylock 0.00 +0.2 0.18 =C2=B1 9% perf-profile.children.cy= cles-pp.update_curr 0.00 +0.2 0.18 =C2=B1 7% perf-profile.children.cy= cles-pp.run_posix_cpu_timers 0.00 +0.2 0.19 =C2=B1 11% perf-profile.children.cy= cles-pp.native_apic_mem_write 0.00 +0.2 0.19 =C2=B1 4% perf-profile.children.cy= cles-pp.vma_compute_subtree_gap 0.00 +0.2 0.19 =C2=B1 4% perf-profile.children.cy= cles-pp.perf_event_task_tick 0.10 =C2=B1 4% +0.2 0.31 =C2=B1 6% perf-profile.childr= en.cycles-pp.__perf_sw_event 0.00 +0.2 0.22 =C2=B1 9% perf-profile.children.cy= cles-pp.tick_nohz_irq_exit 0.00 +0.2 0.23 =C2=B1 9% perf-profile.children.cy= cles-pp.timekeeping_max_deferment 0.00 +0.2 0.24 perf-profile.children.cycles-= pp._raw_spin_unlock_irqrestore 0.00 +0.2 0.24 =C2=B1 5% perf-profile.children.cy= cles-pp.__fget 0.08 +0.2 0.32 =C2=B1 4% perf-profile.children.cy= cles-pp.___perf_sw_event 0.00 +0.2 0.24 =C2=B1 6% perf-profile.children.cy= cles-pp.select_task_rq_fair 0.00 +0.2 0.24 =C2=B1 7% perf-profile.children.cy= cles-pp.switch_mm_irqs_off 0.00 +0.2 0.25 =C2=B1 8% perf-profile.children.cy= cles-pp.timerqueue_del 0.00 +0.2 0.25 =C2=B1 6% perf-profile.children.cy= cles-pp.update_sd_lb_stats 0.00 +0.3 0.25 =C2=B1 4% perf-profile.children.cy= cles-pp.dequeue_entity 0.00 +0.3 0.25 =C2=B1 4% perf-profile.children.cy= cles-pp.nr_iowait_cpu 0.00 +0.3 0.26 =C2=B1 3% perf-profile.children.cy= cles-pp.update_rq_clock 0.00 +0.3 0.26 perf-profile.children.cycles-= pp.pick_next_task_fair 0.00 +0.3 0.27 =C2=B1 4% perf-profile.children.cy= cles-pp.run_timer_softirq 0.00 +0.3 0.28 =C2=B1 12% perf-profile.children.cy= cles-pp.__rb_insert_augmented 0.00 +0.3 0.28 =C2=B1 6% perf-profile.children.cy= cles-pp.find_busiest_group 0.00 +0.3 0.28 =C2=B1 70% perf-profile.children.cy= cles-pp.prepare_exit_to_usermode 0.00 +0.3 0.28 =C2=B1 7% perf-profile.children.cy= cles-pp.timerqueue_add 0.00 +0.3 0.28 =C2=B1 8% perf-profile.children.cy= cles-pp.native_sched_clock 0.00 +0.3 0.29 =C2=B1 8% perf-profile.children.cy= cles-pp.sched_clock 0.00 +0.3 0.29 =C2=B1 4% perf-profile.children.cy= cles-pp.dequeue_task_fair 0.00 +0.3 0.29 =C2=B1 6% perf-profile.children.cy= cles-pp.hrtimer_next_event_without 0.00 +0.3 0.30 =C2=B1 7% perf-profile.children.cy= cles-pp.__hrtimer_next_event_base 0.00 +0.3 0.30 =C2=B1 4% perf-profile.children.cy= cles-pp.update_ts_time_stats 0.00 +0.3 0.31 =C2=B1 6% perf-profile.children.cy= cles-pp.enqueue_hrtimer 0.07 +0.3 0.38 =C2=B1 8% perf-profile.children.cy= cles-pp.up_write 0.07 +0.3 0.39 =C2=B1 4% perf-profile.children.cy= cles-pp.find_vma 0.00 +0.4 0.36 =C2=B1 11% perf-profile.children.cy= cles-pp.__remove_hrtimer 0.07 =C2=B1 7% +0.4 0.43 =C2=B1 2% perf-profile.childr= en.cycles-pp.perf_event_mmap 0.00 +0.4 0.38 perf-profile.children.cycles-= pp.lapic_next_deadline 0.00 +0.4 0.39 =C2=B1 5% perf-profile.children.cy= cles-pp.find_next_bit 0.00 +0.4 0.39 =C2=B1 6% perf-profile.children.cy= cles-pp.read_tsc 0.09 =C2=B1 5% +0.4 0.48 =C2=B1 6% perf-profile.childr= en.cycles-pp.unmapped_area_topdown 0.00 +0.4 0.40 =C2=B1 3% perf-profile.children.cy= cles-pp.start_kernel 0.00 +0.4 0.40 =C2=B1 10% perf-profile.children.cy= cles-pp.cpuidle_governor_latency_req 0.00 +0.4 0.40 =C2=B1 3% perf-profile.children.cy= cles-pp.rcu_sched_clock_irq 0.00 +0.4 0.41 =C2=B1 5% perf-profile.children.cy= cles-pp.sched_clock_cpu 0.00 +0.4 0.41 =C2=B1 7% perf-profile.children.cy= cles-pp.load_balance 0.00 +0.4 0.43 =C2=B1 2% perf-profile.children.cy= cles-pp._raw_spin_lock_irq 0.10 =C2=B1 4% +0.4 0.53 =C2=B1 6% perf-profile.childr= en.cycles-pp.arch_get_unmapped_area_topdown 0.00 +0.4 0.44 perf-profile.children.cycles-= pp.native_queued_spin_lock_slowpath 0.02 =C2=B1141% +0.5 0.47 =C2=B1 3% perf-profile.childr= en.cycles-pp._raw_spin_lock 0.00 +0.5 0.45 =C2=B1 2% perf-profile.children.cy= cles-pp.native_write_msr 0.00 +0.5 0.47 =C2=B1 2% perf-profile.children.cy= cles-pp.update_load_avg 0.00 +0.5 0.49 perf-profile.children.cycles-= pp.enqueue_entity 0.11 =C2=B1 4% +0.5 0.59 =C2=B1 5% perf-profile.childr= en.cycles-pp.get_unmapped_area 0.05 =C2=B1 8% +0.5 0.57 =C2=B1 5% perf-profile.childr= en.cycles-pp._raw_spin_lock_irqsave 0.00 +0.5 0.52 =C2=B1 6% perf-profile.children.cy= cles-pp.update_blocked_averages 0.00 +0.5 0.52 =C2=B1 5% perf-profile.children.cy= cles-pp.perf_mux_hrtimer_handler 0.00 +0.5 0.54 =C2=B1 5% perf-profile.children.cy= cles-pp.run_rebalance_domains 0.00 +0.6 0.56 perf-profile.children.cycles-= pp.enqueue_task_fair 0.40 +0.6 0.97 =C2=B1 11% perf-profile.children.cy= cles-pp.rwsem_spin_on_owner 0.00 +0.6 0.58 =C2=B1 3% perf-profile.children.cy= cles-pp.schedule_idle 0.00 +0.6 0.58 perf-profile.children.cycles-= pp.ttwu_do_activate 0.17 +0.6 0.76 =C2=B1 21% perf-profile.children.cy= cles-pp.swapgs_restore_regs_and_return_to_usermode 0.00 +0.6 0.60 =C2=B1 6% perf-profile.children.cy= cles-pp.__next_timer_interrupt 0.00 +0.6 0.63 =C2=B1 7% perf-profile.children.cy= cles-pp.rebalance_domains 0.00 +0.6 0.65 =C2=B1 2% perf-profile.children.cy= cles-pp.schedule 0.09 =C2=B1 14% +0.7 0.80 =C2=B1 6% perf-profile.childr= en.cycles-pp.clockevents_program_event 0.00 +0.8 0.76 =C2=B1 2% perf-profile.children.cy= cles-pp.sched_ttwu_pending 0.02 =C2=B1141% +0.8 0.86 =C2=B1 3% perf-profile.childr= en.cycles-pp.try_to_wake_up 0.00 +0.8 0.85 =C2=B1 4% perf-profile.children.cy= cles-pp.tick_irq_enter 0.02 =C2=B1141% +0.9 0.89 =C2=B1 3% perf-profile.childr= en.cycles-pp.wake_up_q 0.21 =C2=B1 2% +0.9 1.11 =C2=B1 4% perf-profile.childr= en.cycles-pp.vma_interval_tree_insert 0.00 +0.9 0.91 =C2=B1 5% perf-profile.children.cy= cles-pp.get_next_timer_interrupt 0.18 =C2=B1 2% +0.9 1.10 =C2=B1 2% perf-profile.childr= en.cycles-pp.scheduler_tick 0.21 +0.9 1.15 =C2=B1 4% perf-profile.children.cy= cles-pp.native_irq_return_iret 0.07 =C2=B1 18% +1.0 1.08 =C2=B1 9% perf-profile.childr= en.cycles-pp.ktime_get 0.00 +1.0 1.02 =C2=B1 4% perf-profile.children.cy= cles-pp.irq_enter 0.07 =C2=B1 6% +1.1 1.13 =C2=B1 2% perf-profile.childr= en.cycles-pp.rwsem_wake 0.00 +1.2 1.20 =C2=B1 2% perf-profile.children.cy= cles-pp.__sched_text_start 0.45 =C2=B1 2% +1.2 1.69 =C2=B1 5% perf-profile.childr= en.cycles-pp.__handle_mm_fault 0.52 +1.5 2.01 =C2=B1 5% perf-profile.children.cy= cles-pp.handle_mm_fault 0.00 +1.6 1.63 =C2=B1 3% perf-profile.children.cy= cles-pp.__softirqentry_text_start 0.24 +1.8 2.05 =C2=B1 2% perf-profile.children.cy= cles-pp.update_process_times 0.00 +1.9 1.91 =C2=B1 7% perf-profile.children.cy= cles-pp.tick_nohz_next_event 0.24 =C2=B1 3% +2.0 2.28 =C2=B1 3% perf-profile.childr= en.cycles-pp.tick_sched_handle 0.00 +2.1 2.12 perf-profile.children.cycles-= pp.irq_exit 0.00 +2.3 2.27 =C2=B1 6% perf-profile.children.cy= cles-pp.tick_nohz_get_sleep_length 0.26 +2.3 2.56 =C2=B1 3% perf-profile.children.cy= cles-pp.tick_sched_timer 0.78 +2.4 3.15 =C2=B1 5% perf-profile.children.cy= cles-pp.__do_page_fault 0.84 +2.5 3.30 =C2=B1 5% perf-profile.children.cy= cles-pp.do_page_fault 1.21 +3.6 4.84 =C2=B1 4% perf-profile.children.cy= cles-pp.page_fault 0.32 +3.7 4.04 =C2=B1 4% perf-profile.children.cy= cles-pp.__hrtimer_run_queues 0.00 +4.1 4.06 =C2=B1 5% perf-profile.children.cy= cles-pp.menu_select 3.25 +4.3 7.57 =C2=B1 4% perf-profile.children.cy= cles-pp.do_rw_once 0.48 =C2=B1 2% +5.2 5.64 =C2=B1 3% perf-profile.childr= en.cycles-pp.hrtimer_interrupt 3.97 +6.9 10.85 =C2=B1 4% perf-profile.children.cy= cles-pp.do_access 0.52 +8.7 9.23 perf-profile.children.cycles-= pp.smp_apic_timer_interrupt 0.57 +9.5 10.09 perf-profile.children.cycles-= pp.apic_timer_interrupt 0.58 =C2=B1 37% +53.1 53.67 =C2=B1 3% perf-profile.childr= en.cycles-pp.intel_idle 0.60 =C2=B1 36% +64.4 64.97 =C2=B1 3% perf-profile.childr= en.cycles-pp.cpuidle_enter_state 0.61 =C2=B1 35% +70.6 71.20 =C2=B1 2% perf-profile.childr= en.cycles-pp.start_secondary 0.61 =C2=B1 35% +71.0 71.60 =C2=B1 2% perf-profile.childr= en.cycles-pp.secondary_startup_64 0.61 =C2=B1 35% +71.0 71.60 =C2=B1 2% perf-profile.childr= en.cycles-pp.cpu_startup_entry 0.61 =C2=B1 35% +71.0 71.62 =C2=B1 2% perf-profile.childr= en.cycles-pp.do_idle 91.34 -88.4 2.98 =C2=B1 29% perf-profile.self.cycles= -pp.osq_lock 0.02 =C2=B1141% +0.1 0.07 =C2=B1 14% perf-profile.self.c= ycles-pp.__vma_link_rb 0.00 +0.1 0.05 =C2=B1 8% perf-profile.self.cycles= -pp.up_read 0.00 +0.1 0.05 =C2=B1 8% perf-profile.self.cycles= -pp.ksys_mmap_pgoff 0.00 +0.1 0.06 =C2=B1 8% perf-profile.self.cycles= -pp.update_process_times 0.00 +0.1 0.06 =C2=B1 8% perf-profile.self.cycles= -pp.enqueue_entity 0.00 +0.1 0.06 =C2=B1 8% perf-profile.self.cycles= -pp.irq_work_needs_cpu 0.00 +0.1 0.06 =C2=B1 16% perf-profile.self.cycles= -pp.ksoftirqd_running 0.00 +0.1 0.06 =C2=B1 13% perf-profile.self.cycles= -pp.__perf_sw_event 0.00 +0.1 0.06 =C2=B1 13% perf-profile.self.cycles= -pp.rcu_idle_exit 0.00 +0.1 0.06 perf-profile.self.cycles-pp.p= age_fault 0.00 +0.1 0.06 perf-profile.self.cycles-pp._= _might_sleep 0.00 +0.1 0.06 =C2=B1 13% perf-profile.self.cycles= -pp.___might_sleep 0.00 +0.1 0.06 =C2=B1 19% perf-profile.self.cycles= -pp.down_read_trylock 0.00 +0.1 0.06 =C2=B1 7% perf-profile.self.cycles= -pp.irq_exit 0.00 +0.1 0.06 =C2=B1 14% perf-profile.self.cycles= -pp.check_preempt_curr 0.00 +0.1 0.06 =C2=B1 7% perf-profile.self.cycles= -pp.rcu_irq_enter 0.00 +0.1 0.07 =C2=B1 7% perf-profile.self.cycles= -pp.tick_irq_enter 0.00 +0.1 0.07 =C2=B1 7% perf-profile.self.cycles= -pp.perf_iterate_sb 0.00 +0.1 0.07 =C2=B1 7% perf-profile.self.cycles= -pp.tick_check_broadcast_expired 0.00 +0.1 0.07 =C2=B1 14% perf-profile.self.cycles= -pp.perf_event_mmap 0.00 +0.1 0.07 =C2=B1 7% perf-profile.self.cycles= -pp.tick_program_event 0.00 +0.1 0.07 =C2=B1 11% perf-profile.self.cycles= -pp.pick_next_task_fair 0.00 +0.1 0.07 =C2=B1 11% perf-profile.self.cycles= -pp.hrtimer_forward 0.00 +0.1 0.07 perf-profile.self.cycles-pp.r= ebalance_domains 0.00 +0.1 0.07 perf-profile.self.cycles-pp.c= puidle_not_available 0.00 +0.1 0.07 =C2=B1 17% perf-profile.self.cycles= -pp.timerqueue_del 0.00 +0.1 0.07 =C2=B1 6% perf-profile.self.cycles= -pp.enqueue_task_fair 0.00 +0.1 0.07 =C2=B1 6% perf-profile.self.cycles= -pp.tick_nohz_tick_stopped 0.00 +0.1 0.07 =C2=B1 6% perf-profile.self.cycles= -pp.entry_SYSCALL_64 0.00 +0.1 0.07 =C2=B1 12% perf-profile.self.cycles= -pp.irq_work_tick 0.00 +0.1 0.07 =C2=B1 6% perf-profile.self.cycles= -pp.leave_mm 0.00 +0.1 0.07 =C2=B1 12% perf-profile.self.cycles= -pp.cpuidle_governor_latency_req 0.00 +0.1 0.08 =C2=B1 6% perf-profile.self.cycles= -pp.__rwsem_mark_wake 0.00 +0.1 0.08 =C2=B1 6% perf-profile.self.cycles= -pp.update_ts_time_stats 0.00 +0.1 0.08 =C2=B1 22% perf-profile.self.cycles= -pp.rb_erase 0.00 +0.1 0.08 =C2=B1 10% perf-profile.self.cycles= -pp.call_cpuidle 0.00 +0.1 0.08 perf-profile.self.cycles-pp._= _switch_to 0.00 +0.1 0.08 =C2=B1 5% perf-profile.self.cycles= -pp.do_mmap 0.00 +0.1 0.08 =C2=B1 11% perf-profile.self.cycles= -pp.clockevents_program_event 0.00 +0.1 0.08 =C2=B1 11% perf-profile.self.cycles= -pp.calc_global_load_tick 0.00 +0.1 0.08 =C2=B1 5% perf-profile.self.cycles= -pp.load_new_mm_cr3 0.00 +0.1 0.09 =C2=B1 10% perf-profile.self.cycles= -pp.osq_unlock 0.00 +0.1 0.09 =C2=B1 5% perf-profile.self.cycles= -pp.lapic_next_deadline 0.00 +0.1 0.09 =C2=B1 14% perf-profile.self.cycles= -pp.load_balance 0.00 +0.1 0.09 =C2=B1 9% perf-profile.self.cycles= -pp.tsc_verify_tsc_adjust 0.00 +0.1 0.09 =C2=B1 9% perf-profile.self.cycles= -pp.tick_sched_timer 0.00 +0.1 0.09 perf-profile.self.cycles-pp.d= _path 0.00 +0.1 0.09 =C2=B1 5% perf-profile.self.cycles= -pp.rb_insert_color 0.00 +0.1 0.10 =C2=B1 4% perf-profile.self.cycles= -pp.interrupt_entry 0.00 +0.1 0.10 =C2=B1 17% perf-profile.self.cycles= -pp.idle_cpu 0.00 +0.1 0.10 =C2=B1 43% perf-profile.self.cycles= -pp.poll_idle 0.00 +0.1 0.10 =C2=B1 35% perf-profile.self.cycles= -pp.new_slab 0.00 +0.1 0.10 =C2=B1 14% perf-profile.self.cycles= -pp.rcu_irq_exit 0.00 +0.1 0.10 =C2=B1 8% perf-profile.self.cycles= -pp.do_anonymous_page 0.00 +0.1 0.10 =C2=B1 8% perf-profile.self.cycles= -pp.update_cfs_group 0.00 +0.1 0.10 =C2=B1 12% perf-profile.self.cycles= -pp.__hrtimer_get_next_event 0.00 +0.1 0.10 =C2=B1 4% perf-profile.self.cycles= -pp.vma_interval_tree_augment_rotate 0.00 +0.1 0.10 =C2=B1 4% perf-profile.self.cycles= -pp.update_cfs_rq_h_load 0.00 +0.1 0.10 =C2=B1 4% perf-profile.self.cycles= -pp.sched_clock_cpu 0.00 +0.1 0.11 =C2=B1 8% perf-profile.self.cycles= -pp.update_curr 0.00 +0.1 0.11 =C2=B1 12% perf-profile.self.cycles= -pp.get_next_timer_interrupt 0.00 +0.1 0.11 =C2=B1 7% perf-profile.self.cycles= -pp.rcu_eqs_enter 0.00 +0.1 0.11 =C2=B1 8% perf-profile.self.cycles= -pp.run_local_timers 0.00 +0.1 0.11 =C2=B1 11% perf-profile.self.cycles= -pp.__remove_hrtimer 0.00 +0.1 0.12 =C2=B1 8% perf-profile.self.cycles= -pp.__softirqentry_text_start 0.00 +0.1 0.12 =C2=B1 11% perf-profile.self.cycles= -pp.select_task_rq_fair 0.00 +0.1 0.12 =C2=B1 11% perf-profile.self.cycles= -pp.sync_regs 0.00 +0.1 0.12 =C2=B1 10% perf-profile.self.cycles= -pp.cpu_load_update_active 0.00 +0.1 0.12 =C2=B1 26% perf-profile.self.cycles= -pp.apic_timer_interrupt 0.00 +0.1 0.13 =C2=B1 3% perf-profile.self.cycles= -pp.rb_next 0.00 +0.1 0.13 =C2=B1 21% perf-profile.self.cycles= -pp.account_process_tick 0.00 +0.1 0.14 =C2=B1 6% perf-profile.self.cycles= -pp.vmacache_find 0.00 +0.1 0.14 =C2=B1 3% perf-profile.self.cycles= -pp.scheduler_tick 0.00 +0.1 0.14 =C2=B1 9% perf-profile.self.cycles= -pp.rcu_dynticks_eqs_exit 0.00 +0.1 0.14 =C2=B1 15% perf-profile.self.cycles= -pp.pm_qos_read_value 0.00 +0.1 0.14 perf-profile.self.cycles-pp.p= erf_mux_hrtimer_handler 0.00 +0.1 0.14 perf-profile.self.cycles-pp.k= time_get_update_offsets_now 0.00 +0.1 0.14 =C2=B1 8% perf-profile.self.cycles= -pp.syscall_return_via_sysret 0.00 +0.1 0.14 =C2=B1 3% perf-profile.self.cycles= -pp.__update_load_avg_cfs_rq 0.00 +0.1 0.14 =C2=B1 3% perf-profile.self.cycles= -pp.cpu_load_update 0.00 +0.2 0.15 =C2=B1 10% perf-profile.self.cycles= -pp.__x86_indirect_thunk_rax 0.00 +0.2 0.15 =C2=B1 10% perf-profile.self.cycles= -pp.pm_qos_request 0.00 +0.2 0.15 =C2=B1 6% perf-profile.self.cycles= -pp.wake_q_add 0.00 +0.2 0.16 =C2=B1 5% perf-profile.self.cycles= -pp._raw_spin_lock_irq 0.00 +0.2 0.16 =C2=B1 7% perf-profile.self.cycles= -pp.switch_mm_irqs_off 0.00 +0.2 0.16 =C2=B1 5% perf-profile.self.cycles= -pp.tick_check_oneshot_broadcast_this_cpu 0.00 +0.2 0.17 =C2=B1 7% perf-profile.self.cycles= -pp.__hrtimer_run_queues 0.00 +0.2 0.17 =C2=B1 2% perf-profile.self.cycles= -pp.update_sd_lb_stats 0.00 +0.2 0.17 perf-profile.self.cycles-pp._= _update_load_avg_se 0.00 +0.2 0.17 =C2=B1 8% perf-profile.self.cycles= -pp._raw_spin_trylock 0.00 +0.2 0.18 =C2=B1 7% perf-profile.self.cycles= -pp.run_posix_cpu_timers 0.00 +0.2 0.18 =C2=B1 11% perf-profile.self.cycles= -pp.native_apic_mem_write 0.00 +0.2 0.18 =C2=B1 14% perf-profile.self.cycles= -pp.smp_apic_timer_interrupt 0.00 +0.2 0.18 =C2=B1 9% perf-profile.self.cycles= -pp.__sched_text_start 0.00 +0.2 0.18 =C2=B1 4% perf-profile.self.cycles= -pp.vma_compute_subtree_gap 0.00 +0.2 0.18 perf-profile.self.cycles-pp.t= ry_to_wake_up 0.00 +0.2 0.18 =C2=B1 16% perf-profile.self.cycles= -pp.hrtimer_interrupt 0.00 +0.2 0.18 =C2=B1 6% perf-profile.self.cycles= -pp.timerqueue_add 0.00 +0.2 0.19 perf-profile.self.cycles-pp.u= pdate_load_avg 0.00 +0.2 0.19 =C2=B1 4% perf-profile.self.cycles= -pp.perf_event_task_tick 0.07 +0.2 0.27 =C2=B1 3% perf-profile.self.cycles= -pp.___perf_sw_event 0.00 +0.2 0.21 =C2=B1 4% perf-profile.self.cycles= -pp.down_write 0.00 +0.2 0.22 =C2=B1 9% perf-profile.self.cycles= -pp.timekeeping_max_deferment 0.00 +0.2 0.22 =C2=B1 2% perf-profile.self.cycles= -pp._raw_spin_unlock_irqrestore 0.00 +0.2 0.22 =C2=B1 2% perf-profile.self.cycles= -pp.update_rq_clock 0.00 +0.2 0.22 =C2=B1 5% perf-profile.self.cycles= -pp.find_vma 0.00 +0.2 0.22 =C2=B1 4% perf-profile.self.cycles= -pp.run_timer_softirq 0.06 +0.2 0.28 perf-profile.self.cycles-pp.h= andle_mm_fault 0.00 +0.2 0.24 =C2=B1 5% perf-profile.self.cycles= -pp.__fget 0.00 +0.3 0.25 =C2=B1 11% perf-profile.self.cycles= -pp.__rb_insert_augmented 0.00 +0.3 0.25 =C2=B1 4% perf-profile.self.cycles= -pp.nr_iowait_cpu 0.00 +0.3 0.26 =C2=B1 8% perf-profile.self.cycles= -pp.native_sched_clock 0.00 +0.3 0.26 =C2=B1 6% perf-profile.self.cycles= -pp.__hrtimer_next_event_base 0.00 +0.3 0.27 =C2=B1 9% perf-profile.self.cycles= -pp.__next_timer_interrupt 0.00 +0.3 0.28 =C2=B1 6% perf-profile.self.cycles= -pp.update_blocked_averages 0.09 =C2=B1 5% +0.3 0.37 =C2=B1 5% perf-profile.self.c= ycles-pp.__do_page_fault 0.00 +0.3 0.28 =C2=B1 2% perf-profile.self.cycles= -pp.mmap_region 0.07 +0.3 0.38 =C2=B1 7% perf-profile.self.cycles= -pp.up_write 0.00 +0.3 0.34 =C2=B1 5% perf-profile.self.cycles= -pp.find_next_bit 0.13 =C2=B1 3% +0.3 0.48 =C2=B1 9% perf-profile.self.c= ycles-pp.swapgs_restore_regs_and_return_to_usermode 0.00 +0.4 0.36 =C2=B1 7% perf-profile.self.cycles= -pp.do_idle 0.00 +0.4 0.36 =C2=B1 2% perf-profile.self.cycles= -pp.rcu_sched_clock_irq 0.00 +0.4 0.37 =C2=B1 6% perf-profile.self.cycles= -pp.read_tsc 0.09 =C2=B1 5% +0.4 0.48 =C2=B1 6% perf-profile.self.c= ycles-pp.unmapped_area_topdown 0.06 =C2=B1 7% +0.4 0.46 =C2=B1 3% perf-profile.self.c= ycles-pp.__rwsem_down_write_failed_common 0.00 +0.4 0.40 =C2=B1 5% perf-profile.self.cycles= -pp._raw_spin_lock 0.02 =C2=B1141% +0.4 0.43 =C2=B1 3% perf-profile.self.c= ycles-pp._raw_spin_lock_irqsave 0.00 +0.4 0.44 perf-profile.self.cycles-pp.n= ative_queued_spin_lock_slowpath 0.00 +0.5 0.45 =C2=B1 3% perf-profile.self.cycles= -pp.native_write_msr 0.39 +0.6 0.94 =C2=B1 10% perf-profile.self.cycles= -pp.rwsem_spin_on_owner 0.04 =C2=B1 71% +0.7 0.73 =C2=B1 9% perf-profile.self.c= ycles-pp.ktime_get 0.00 +0.7 0.69 =C2=B1 10% perf-profile.self.cycles= -pp.tick_nohz_next_event 0.21 =C2=B1 2% +0.9 1.10 =C2=B1 4% perf-profile.self.c= ycles-pp.vma_interval_tree_insert 0.21 =C2=B1 2% +0.9 1.15 =C2=B1 4% perf-profile.self.c= ycles-pp.native_irq_return_iret 0.37 +1.0 1.38 =C2=B1 6% perf-profile.self.cycles= -pp.__handle_mm_fault 0.00 +1.2 1.17 =C2=B1 3% perf-profile.self.cycles= -pp.cpuidle_enter_state 0.00 +1.3 1.33 =C2=B1 6% perf-profile.self.cycles= -pp.menu_select 1.97 +2.2 4.17 =C2=B1 5% perf-profile.self.cycles= -pp.do_access 2.06 +4.1 6.15 =C2=B1 6% perf-profile.self.cycles= -pp.do_rw_once 0.58 =C2=B1 37% +52.9 53.53 =C2=B1 3% perf-profile.self.c= ycles-pp.intel_idle 8294 =C2=B1 3% +202.1% 25060 =C2=B1 9% softirqs.CPU0.RCU 9423 =C2=B1 21% +456.6% 52453 =C2=B1 3% softirqs.CPU0.SCHED 121835 =C2=B1 7% +22.3% 149056 =C2=B1 3% softirqs.CPU0.TIMER 10002 =C2=B1 8% +218.9% 31899 =C2=B1 11% softirqs.CPU1.RCU 4444 =C2=B1 5% +1001.9% 48977 softirqs.CPU1.SCHED 116482 =C2=B1 2% +28.8% 150085 =C2=B1 2% softirqs.CPU1.TIMER 8218 =C2=B1 3% +223.8% 26614 =C2=B1 10% softirqs.CPU10.RCU 4390 =C2=B1 18% +1010.0% 48731 =C2=B1 2% softirqs.CPU10.SCHED 116884 =C2=B1 4% +28.7% 150476 =C2=B1 3% softirqs.CPU10.TIMER 8300 =C2=B1 9% +242.3% 28413 =C2=B1 13% softirqs.CPU100.RCU 5007 =C2=B1 29% +874.7% 48809 =C2=B1 2% softirqs.CPU100.SCH= ED 116959 =C2=B1 4% +28.3% 150113 =C2=B1 3% softirqs.CPU100.TIM= ER 8553 =C2=B1 14% +261.9% 30952 =C2=B1 10% softirqs.CPU101.RCU 4535 =C2=B1 19% +1001.9% 49974 softirqs.CPU101.SCHED 119087 =C2=B1 3% +28.0% 152452 =C2=B1 2% softirqs.CPU101.TIM= ER 8698 =C2=B1 11% +273.7% 32505 =C2=B1 13% softirqs.CPU102.RCU 5311 =C2=B1 7% +818.3% 48772 =C2=B1 2% softirqs.CPU102.SCH= ED 116760 =C2=B1 2% +27.8% 149180 =C2=B1 3% softirqs.CPU102.TIM= ER 8379 =C2=B1 4% +295.6% 33145 =C2=B1 11% softirqs.CPU103.RCU 5043 =C2=B1 7% +857.2% 48270 =C2=B1 3% softirqs.CPU103.SCH= ED 117456 =C2=B1 2% +27.1% 149330 =C2=B1 3% softirqs.CPU103.TIM= ER 7791 =C2=B1 4% +290.0% 30388 =C2=B1 8% softirqs.CPU104.RCU 4812 =C2=B1 19% +906.7% 48447 =C2=B1 3% softirqs.CPU104.SCH= ED 126919 =C2=B1 4% +17.7% 149383 =C2=B1 3% softirqs.CPU104.TIM= ER 8517 =C2=B1 14% +218.1% 27098 =C2=B1 11% softirqs.CPU105.RCU 4296 =C2=B1 18% +1032.3% 48652 =C2=B1 2% softirqs.CPU105.SCH= ED 116720 =C2=B1 4% +28.0% 149374 =C2=B1 3% softirqs.CPU105.TIM= ER 8396 =C2=B1 5% +230.3% 27734 =C2=B1 10% softirqs.CPU106.RCU 4270 =C2=B1 19% +1038.6% 48624 =C2=B1 2% softirqs.CPU106.SCH= ED 115906 =C2=B1 4% +29.2% 149718 =C2=B1 3% softirqs.CPU106.TIM= ER 7212 =C2=B1 9% +309.9% 29567 =C2=B1 11% softirqs.CPU107.RCU 4693 =C2=B1 15% +927.3% 48212 =C2=B1 3% softirqs.CPU107.SCH= ED 121207 =C2=B1 7% +23.1% 149199 =C2=B1 3% softirqs.CPU107.TIM= ER 9452 =C2=B1 27% +263.3% 34342 =C2=B1 13% softirqs.CPU108.RCU 5110 =C2=B1 24% +841.9% 48138 =C2=B1 3% softirqs.CPU108.SCH= ED 118480 =C2=B1 4% +26.0% 149229 =C2=B1 3% softirqs.CPU108.TIM= ER 7753 =C2=B1 3% +373.1% 36683 =C2=B1 12% softirqs.CPU109.RCU 4355 =C2=B1 19% +1005.5% 48151 =C2=B1 3% softirqs.CPU109.SCH= ED 114781 =C2=B1 3% +30.0% 149236 =C2=B1 3% softirqs.CPU109.TIM= ER 8858 =C2=B1 6% +231.5% 29363 =C2=B1 14% softirqs.CPU11.RCU 4695 =C2=B1 17% +939.4% 48806 =C2=B1 2% softirqs.CPU11.SCHED 7426 =C2=B1 5% +353.0% 33637 =C2=B1 14% softirqs.CPU110.RCU 4420 =C2=B1 16% +998.1% 48542 =C2=B1 3% softirqs.CPU110.SCH= ED 119149 =C2=B1 6% +25.6% 149594 =C2=B1 3% softirqs.CPU110.TIM= ER 9014 =C2=B1 4% +269.2% 33285 =C2=B1 15% softirqs.CPU111.RCU 4359 =C2=B1 19% +1009.5% 48366 =C2=B1 3% softirqs.CPU111.SCH= ED 115458 =C2=B1 4% +31.0% 151254 =C2=B1 2% softirqs.CPU111.TIM= ER 7105 =C2=B1 3% +294.0% 27995 =C2=B1 15% softirqs.CPU112.RCU 4364 =C2=B1 18% +1011.7% 48519 =C2=B1 3% softirqs.CPU112.SCH= ED 118907 =C2=B1 7% +25.5% 149269 =C2=B1 3% softirqs.CPU112.TIM= ER 7238 =C2=B1 4% +294.2% 28535 =C2=B1 13% softirqs.CPU113.RCU 4408 =C2=B1 18% +1002.1% 48586 =C2=B1 2% softirqs.CPU113.SCH= ED 115993 =C2=B1 4% +28.5% 149079 =C2=B1 3% softirqs.CPU113.TIM= ER 7505 +176.5% 20750 =C2=B1 10% softirqs.CPU114.RCU 4487 =C2=B1 20% +975.5% 48261 =C2=B1 3% softirqs.CPU114.SCH= ED 113489 =C2=B1 5% +31.3% 149013 =C2=B1 3% softirqs.CPU114.TIM= ER 8298 =C2=B1 7% +226.3% 27079 =C2=B1 12% softirqs.CPU115.RCU 4717 =C2=B1 22% +922.3% 48222 =C2=B1 3% softirqs.CPU115.SCH= ED 114901 =C2=B1 7% +29.6% 148952 =C2=B1 3% softirqs.CPU115.TIM= ER 8690 =C2=B1 11% +189.9% 25193 =C2=B1 13% softirqs.CPU116.RCU 6062 =C2=B1 52% +696.5% 48286 =C2=B1 3% softirqs.CPU116.SCH= ED 116705 =C2=B1 5% +27.6% 148943 =C2=B1 3% softirqs.CPU116.TIM= ER 7344 =C2=B1 3% +308.3% 29985 =C2=B1 10% softirqs.CPU117.RCU 4906 =C2=B1 18% +891.5% 48641 =C2=B1 2% softirqs.CPU117.SCH= ED 119570 =C2=B1 3% +25.1% 149546 =C2=B1 3% softirqs.CPU117.TIM= ER 8308 =C2=B1 16% +257.9% 29740 =C2=B1 10% softirqs.CPU118.RCU 4247 =C2=B1 19% +1049.9% 48839 =C2=B1 3% softirqs.CPU118.SCH= ED 114869 =C2=B1 2% +29.8% 149092 =C2=B1 3% softirqs.CPU118.TIM= ER 7412 =C2=B1 4% +289.7% 28886 =C2=B1 13% softirqs.CPU119.RCU 4478 =C2=B1 19% +991.0% 48857 =C2=B1 2% softirqs.CPU119.SCH= ED 115546 =C2=B1 3% +28.9% 148969 =C2=B1 3% softirqs.CPU119.TIM= ER 8437 =C2=B1 5% +270.3% 31244 =C2=B1 14% softirqs.CPU12.RCU 4568 =C2=B1 17% +965.9% 48690 =C2=B1 3% softirqs.CPU12.SCHED 117286 =C2=B1 3% +28.2% 150319 =C2=B1 3% softirqs.CPU12.TIMER 7142 +246.2% 24724 =C2=B1 9% softirqs.CPU120.RCU 5216 =C2=B1 15% +831.3% 48584 =C2=B1 3% softirqs.CPU120.SCH= ED 120516 =C2=B1 2% +21.8% 146826 =C2=B1 3% softirqs.CPU120.TIM= ER 7344 +233.5% 24491 =C2=B1 12% softirqs.CPU121.RCU 5017 =C2=B1 16% +866.6% 48499 =C2=B1 3% softirqs.CPU121.SCH= ED 112664 +30.1% 146525 =C2=B1 3% softirqs.CPU121.TIMER 7127 =C2=B1 3% +248.7% 24849 =C2=B1 4% softirqs.CPU122.RCU 5069 =C2=B1 20% +855.7% 48446 =C2=B1 3% softirqs.CPU122.SCH= ED 110777 =C2=B1 2% +32.4% 146623 =C2=B1 3% softirqs.CPU122.TIM= ER 6913 =C2=B1 3% +251.8% 24317 =C2=B1 19% softirqs.CPU123.RCU 4821 =C2=B1 19% +905.4% 48472 =C2=B1 3% softirqs.CPU123.SCH= ED 113940 =C2=B1 3% +28.8% 146721 =C2=B1 3% softirqs.CPU123.TIM= ER 7413 =C2=B1 8% +186.1% 21208 =C2=B1 7% softirqs.CPU124.RCU 5084 =C2=B1 18% +853.0% 48452 =C2=B1 3% softirqs.CPU124.SCH= ED 112292 =C2=B1 3% +30.4% 146437 =C2=B1 3% softirqs.CPU124.TIM= ER 7001 +259.4% 25162 =C2=B1 11% softirqs.CPU125.RCU 4660 =C2=B1 20% +939.7% 48449 =C2=B1 3% softirqs.CPU125.SCH= ED 110974 =C2=B1 3% +32.0% 146502 =C2=B1 3% softirqs.CPU125.TIM= ER 7054 =C2=B1 3% +258.5% 25292 =C2=B1 11% softirqs.CPU126.RCU 4695 =C2=B1 20% +952.8% 49428 =C2=B1 5% softirqs.CPU126.SCH= ED 109427 =C2=B1 2% +33.9% 146473 =C2=B1 3% softirqs.CPU126.TIM= ER 7519 =C2=B1 13% +236.6% 25309 =C2=B1 12% softirqs.CPU127.RCU 4686 =C2=B1 17% +942.3% 48843 =C2=B1 2% softirqs.CPU127.SCH= ED 110453 =C2=B1 3% +32.6% 146466 =C2=B1 3% softirqs.CPU127.TIM= ER 7537 =C2=B1 2% +292.9% 29613 =C2=B1 10% softirqs.CPU128.RCU 4642 =C2=B1 19% +957.6% 49093 =C2=B1 2% softirqs.CPU128.SCH= ED 113447 =C2=B1 6% +29.3% 146683 =C2=B1 3% softirqs.CPU128.TIM= ER 7383 +220.5% 23663 =C2=B1 8% softirqs.CPU129.RCU 5140 =C2=B1 16% +841.7% 48404 =C2=B1 3% softirqs.CPU129.SCH= ED 112064 =C2=B1 4% +30.9% 146727 =C2=B1 3% softirqs.CPU129.TIM= ER 8271 +281.4% 31546 =C2=B1 10% softirqs.CPU13.RCU 4319 =C2=B1 18% +1025.7% 48619 =C2=B1 2% softirqs.CPU13.SCHED 115558 =C2=B1 3% +30.1% 150313 =C2=B1 3% softirqs.CPU13.TIMER 9284 =C2=B1 32% +163.8% 24497 =C2=B1 5% softirqs.CPU130.RCU 4846 =C2=B1 14% +907.1% 48801 =C2=B1 2% softirqs.CPU130.SCH= ED 110693 =C2=B1 3% +32.4% 146571 =C2=B1 3% softirqs.CPU130.TIM= ER 8910 =C2=B1 12% +172.2% 24258 =C2=B1 4% softirqs.CPU131.RCU 4546 =C2=B1 17% +960.5% 48215 =C2=B1 2% softirqs.CPU131.SCH= ED 111708 =C2=B1 6% +31.2% 146511 =C2=B1 3% softirqs.CPU131.TIM= ER 7775 =C2=B1 5% +269.6% 28736 =C2=B1 7% softirqs.CPU132.RCU 4850 =C2=B1 17% +891.5% 48088 =C2=B1 3% softirqs.CPU132.SCH= ED 110231 =C2=B1 2% +33.1% 146704 =C2=B1 3% softirqs.CPU132.TIM= ER 7503 +325.5% 31927 =C2=B1 18% softirqs.CPU133.RCU 4691 =C2=B1 21% +935.1% 48565 =C2=B1 3% softirqs.CPU133.SCH= ED 113664 =C2=B1 6% +29.3% 146928 =C2=B1 4% softirqs.CPU133.TIM= ER 7432 +325.3% 31610 =C2=B1 6% softirqs.CPU134.RCU 4683 =C2=B1 21% +949.3% 49144 softirqs.CPU134.SCHED 109879 =C2=B1 3% +33.7% 146878 =C2=B1 3% softirqs.CPU134.TIM= ER 7969 =C2=B1 10% +316.6% 33202 =C2=B1 13% softirqs.CPU135.RCU 4701 =C2=B1 18% +926.0% 48241 =C2=B1 4% softirqs.CPU135.SCH= ED 111038 =C2=B1 3% +32.5% 147096 =C2=B1 3% softirqs.CPU135.TIM= ER 7934 =C2=B1 7% +296.9% 31489 =C2=B1 13% softirqs.CPU136.RCU 4820 =C2=B1 19% +908.3% 48600 =C2=B1 3% softirqs.CPU136.SCH= ED 120001 +22.5% 147012 =C2=B1 3% softirqs.CPU136.TIMER 7547 +335.3% 32854 =C2=B1 10% softirqs.CPU137.RCU 4924 =C2=B1 18% +885.6% 48532 =C2=B1 3% softirqs.CPU137.SCH= ED 112158 =C2=B1 2% +30.8% 146735 =C2=B1 3% softirqs.CPU137.TIM= ER 7392 =C2=B1 3% +273.7% 27623 =C2=B1 14% softirqs.CPU138.RCU 4585 =C2=B1 18% +971.8% 49145 =C2=B1 6% softirqs.CPU138.SCH= ED 109277 =C2=B1 2% +34.2% 146650 =C2=B1 3% softirqs.CPU138.TIM= ER 7408 +320.6% 31160 =C2=B1 14% softirqs.CPU139.RCU 4870 =C2=B1 15% +888.2% 48125 =C2=B1 2% softirqs.CPU139.SCH= ED 112914 =C2=B1 2% +30.2% 147043 =C2=B1 3% softirqs.CPU139.TIM= ER 8838 =C2=B1 10% +251.3% 31050 =C2=B1 15% softirqs.CPU14.RCU 4509 =C2=B1 16% +985.0% 48926 =C2=B1 2% softirqs.CPU14.SCHED 7416 =C2=B1 2% +315.5% 30813 =C2=B1 15% softirqs.CPU140.RCU 4885 =C2=B1 14% +893.7% 48550 =C2=B1 2% softirqs.CPU140.SCH= ED 110820 =C2=B1 2% +32.5% 146828 =C2=B1 3% softirqs.CPU140.TIM= ER 7949 =C2=B1 2% +342.8% 35200 =C2=B1 11% softirqs.CPU141.RCU 5036 =C2=B1 18% +854.7% 48087 =C2=B1 3% softirqs.CPU141.SCH= ED 111494 =C2=B1 3% +31.8% 146915 =C2=B1 3% softirqs.CPU141.TIM= ER 7608 =C2=B1 7% +380.4% 36554 =C2=B1 19% softirqs.CPU142.RCU 5057 =C2=B1 14% +850.8% 48088 =C2=B1 2% softirqs.CPU142.SCH= ED 109201 =C2=B1 2% +34.6% 147026 =C2=B1 3% softirqs.CPU142.TIM= ER 7944 =C2=B1 5% +317.4% 33156 =C2=B1 9% softirqs.CPU143.RCU 5449 =C2=B1 18% +788.9% 48441 =C2=B1 2% softirqs.CPU143.SCH= ED 111781 +32.7% 148369 =C2=B1 5% softirqs.CPU143.TIMER 8688 =C2=B1 8% +249.4% 30359 =C2=B1 16% softirqs.CPU144.RCU 5771 =C2=B1 4% +734.9% 48185 =C2=B1 3% softirqs.CPU144.SCH= ED 114805 =C2=B1 4% +24.5% 142965 =C2=B1 7% softirqs.CPU144.TIM= ER 7682 =C2=B1 3% +296.6% 30464 =C2=B1 9% softirqs.CPU145.RCU 5223 =C2=B1 24% +823.5% 48238 =C2=B1 3% softirqs.CPU145.SCH= ED 112929 =C2=B1 4% +26.5% 142879 =C2=B1 7% softirqs.CPU145.TIM= ER 8453 =C2=B1 16% +275.8% 31769 =C2=B1 20% softirqs.CPU146.RCU 5384 =C2=B1 12% +794.8% 48175 =C2=B1 3% softirqs.CPU146.SCH= ED 112061 =C2=B1 4% +27.6% 143032 =C2=B1 7% softirqs.CPU146.TIM= ER 7282 =C2=B1 3% +204.5% 22178 softirqs.CPU147.RCU 5751 =C2=B1 16% +735.7% 48065 =C2=B1 3% softirqs.CPU147.SCH= ED 113998 =C2=B1 5% +25.2% 142718 =C2=B1 7% softirqs.CPU147.TIM= ER 7991 =C2=B1 14% +245.6% 27619 =C2=B1 9% softirqs.CPU148.RCU 5049 =C2=B1 10% +859.5% 48446 =C2=B1 3% softirqs.CPU148.SCH= ED 112513 =C2=B1 2% +27.4% 143287 =C2=B1 7% softirqs.CPU148.TIM= ER 7423 =C2=B1 4% +283.5% 28468 =C2=B1 13% softirqs.CPU149.RCU 4873 =C2=B1 13% +890.7% 48278 =C2=B1 3% softirqs.CPU149.SCH= ED 116811 =C2=B1 7% +22.6% 143202 =C2=B1 7% softirqs.CPU149.TIM= ER 8935 =C2=B1 12% +244.6% 30789 =C2=B1 16% softirqs.CPU15.RCU 4493 =C2=B1 18% +984.1% 48718 =C2=B1 2% softirqs.CPU15.SCHED 116513 =C2=B1 4% +29.4% 150736 =C2=B1 3% softirqs.CPU15.TIMER 9754 =C2=B1 28% +257.3% 34849 =C2=B1 22% softirqs.CPU150.RCU 5436 =C2=B1 10% +788.9% 48324 =C2=B1 3% softirqs.CPU150.SCH= ED 113317 =C2=B1 3% +26.1% 142932 =C2=B1 7% softirqs.CPU150.TIM= ER 10166 =C2=B1 24% +223.4% 32880 =C2=B1 17% softirqs.CPU151.RCU 5492 =C2=B1 13% +778.0% 48223 =C2=B1 3% softirqs.CPU151.SCH= ED 113078 =C2=B1 2% +26.4% 142925 =C2=B1 7% softirqs.CPU151.TIM= ER 7737 =C2=B1 5% +311.1% 31811 =C2=B1 13% softirqs.CPU152.RCU 5535 =C2=B1 13% +771.0% 48208 =C2=B1 3% softirqs.CPU152.SCH= ED 123248 =C2=B1 3% +16.0% 142932 =C2=B1 7% softirqs.CPU152.TIM= ER 8155 =C2=B1 4% +244.0% 28052 =C2=B1 9% softirqs.CPU153.RCU 5506 =C2=B1 11% +774.7% 48166 =C2=B1 2% softirqs.CPU153.SCH= ED 113467 +26.1% 143042 =C2=B1 7% softirqs.CPU153.TIMER 7994 =C2=B1 6% +273.8% 29886 =C2=B1 13% softirqs.CPU154.RCU 5483 =C2=B1 13% +778.3% 48158 =C2=B1 2% softirqs.CPU154.SCH= ED 113395 +25.9% 142768 =C2=B1 7% softirqs.CPU154.TIMER 8536 =C2=B1 8% +278.0% 32268 =C2=B1 21% softirqs.CPU155.RCU 6281 =C2=B1 41% +666.3% 48138 =C2=B1 2% softirqs.CPU155.SCH= ED 116548 =C2=B1 3% +22.6% 142853 =C2=B1 7% softirqs.CPU155.TIM= ER 10365 =C2=B1 22% +226.3% 33826 =C2=B1 16% softirqs.CPU156.RCU 5753 =C2=B1 9% +740.6% 48360 =C2=B1 3% softirqs.CPU156.SCH= ED 113785 +25.6% 142951 =C2=B1 7% softirqs.CPU156.TIMER 7614 =C2=B1 3% +345.8% 33942 =C2=B1 16% softirqs.CPU157.RCU 5330 =C2=B1 17% +804.2% 48195 =C2=B1 3% softirqs.CPU157.SCH= ED 112868 =C2=B1 2% +26.6% 142863 =C2=B1 7% softirqs.CPU157.TIM= ER 7423 =C2=B1 2% +320.0% 31179 =C2=B1 16% softirqs.CPU158.RCU 4845 =C2=B1 22% +899.0% 48400 =C2=B1 3% softirqs.CPU158.SCH= ED 110228 =C2=B1 3% +29.8% 143088 =C2=B1 7% softirqs.CPU158.TIM= ER 7477 =C2=B1 2% +353.1% 33875 =C2=B1 19% softirqs.CPU159.RCU 5177 =C2=B1 22% +829.5% 48124 =C2=B1 3% softirqs.CPU159.SCH= ED 112199 =C2=B1 3% +27.7% 143229 =C2=B1 7% softirqs.CPU159.TIM= ER 8514 =C2=B1 8% +232.1% 28271 =C2=B1 4% softirqs.CPU16.RCU 4428 =C2=B1 16% +999.9% 48708 =C2=B1 2% softirqs.CPU16.SCHED 119651 =C2=B1 7% +25.7% 150345 =C2=B1 3% softirqs.CPU16.TIMER 7324 =C2=B1 2% +262.2% 26525 =C2=B1 16% softirqs.CPU160.RCU 5263 =C2=B1 11% +815.3% 48171 =C2=B1 2% softirqs.CPU160.SCH= ED 114384 =C2=B1 5% +25.1% 143081 =C2=B1 7% softirqs.CPU160.TIM= ER 7029 =C2=B1 4% +238.6% 23799 =C2=B1 14% softirqs.CPU161.RCU 5406 =C2=B1 15% +792.5% 48255 =C2=B1 2% softirqs.CPU161.SCH= ED 112734 =C2=B1 3% +26.7% 142885 =C2=B1 7% softirqs.CPU161.TIM= ER 6863 +198.5% 20488 =C2=B1 23% softirqs.CPU162.RCU 6154 =C2=B1 26% +683.2% 48197 =C2=B1 2% softirqs.CPU162.SCH= ED 111608 =C2=B1 4% +28.0% 142856 =C2=B1 7% softirqs.CPU162.TIM= ER 7184 =C2=B1 5% +230.1% 23714 =C2=B1 15% softirqs.CPU163.RCU 5566 =C2=B1 25% +765.6% 48183 =C2=B1 3% softirqs.CPU163.SCH= ED 111617 =C2=B1 6% +28.4% 143336 =C2=B1 7% softirqs.CPU163.TIM= ER 6919 =C2=B1 3% +262.8% 25104 =C2=B1 23% softirqs.CPU164.RCU 4938 =C2=B1 14% +876.8% 48237 =C2=B1 3% softirqs.CPU164.SCH= ED 110667 =C2=B1 2% +29.2% 142929 =C2=B1 7% softirqs.CPU164.TIM= ER 9469 =C2=B1 32% +177.4% 26271 =C2=B1 18% softirqs.CPU165.RCU 5754 =C2=B1 21% +737.8% 48209 =C2=B1 3% softirqs.CPU165.SCH= ED 116835 =C2=B1 7% +22.2% 142716 =C2=B1 7% softirqs.CPU165.TIM= ER 7387 +230.3% 24403 =C2=B1 17% softirqs.CPU166.RCU 5249 =C2=B1 24% +823.5% 48479 =C2=B1 3% softirqs.CPU166.SCH= ED 111923 =C2=B1 3% +28.4% 143677 =C2=B1 7% softirqs.CPU166.TIM= ER 7347 =C2=B1 3% +209.9% 22769 =C2=B1 19% softirqs.CPU167.RCU 5998 =C2=B1 10% +743.8% 50616 =C2=B1 4% softirqs.CPU167.SCH= ED 113369 =C2=B1 2% +47.0% 166607 =C2=B1 13% softirqs.CPU167.TIM= ER 6882 =C2=B1 4% +309.1% 28155 =C2=B1 17% softirqs.CPU168.RCU 4980 =C2=B1 26% +870.9% 48356 =C2=B1 2% softirqs.CPU168.SCH= ED 7272 =C2=B1 9% +268.1% 26768 =C2=B1 4% softirqs.CPU169.RCU 4741 =C2=B1 27% +923.5% 48530 =C2=B1 2% softirqs.CPU169.SCH= ED 114848 +20.0% 137815 =C2=B1 2% softirqs.CPU169.TIMER 8518 =C2=B1 13% +233.0% 28368 =C2=B1 11% softirqs.CPU17.RCU 4357 =C2=B1 17% +1018.7% 48747 =C2=B1 2% softirqs.CPU17.SCHED 116709 =C2=B1 4% +28.7% 150247 =C2=B1 3% softirqs.CPU17.TIMER 6929 =C2=B1 5% +271.9% 25771 =C2=B1 21% softirqs.CPU170.RCU 4902 =C2=B1 24% +889.9% 48526 =C2=B1 3% softirqs.CPU170.SCH= ED 114066 =C2=B1 2% +20.6% 137529 =C2=B1 2% softirqs.CPU170.TIM= ER 6836 =C2=B1 9% +244.2% 23531 =C2=B1 5% softirqs.CPU171.RCU 5712 =C2=B1 40% +747.5% 48409 =C2=B1 3% softirqs.CPU171.SCH= ED 118712 =C2=B1 2% +16.5% 138274 =C2=B1 2% softirqs.CPU171.TIM= ER 7251 =C2=B1 14% +218.6% 23101 =C2=B1 12% softirqs.CPU172.RCU 4928 =C2=B1 28% +880.1% 48304 =C2=B1 3% softirqs.CPU172.SCH= ED 116380 =C2=B1 2% +18.4% 137767 =C2=B1 2% softirqs.CPU172.TIM= ER 6703 =C2=B1 3% +249.9% 23454 =C2=B1 12% softirqs.CPU173.RCU 4680 =C2=B1 20% +931.7% 48284 =C2=B1 3% softirqs.CPU173.SCH= ED 115375 =C2=B1 2% +18.9% 137182 =C2=B1 2% softirqs.CPU173.TIM= ER 7312 =C2=B1 10% +254.4% 25915 =C2=B1 12% softirqs.CPU174.RCU 5742 =C2=B1 21% +742.4% 48372 =C2=B1 3% softirqs.CPU174.SCH= ED 115023 +19.1% 137010 =C2=B1 2% softirqs.CPU174.TIMER 7802 =C2=B1 14% +219.9% 24963 =C2=B1 8% softirqs.CPU175.RCU 5756 =C2=B1 34% +739.7% 48339 =C2=B1 3% softirqs.CPU175.SCH= ED 114491 =C2=B1 3% +19.9% 137264 softirqs.CPU175.TIMER 7638 =C2=B1 4% +261.5% 27611 =C2=B1 11% softirqs.CPU176.RCU 5648 =C2=B1 30% +756.8% 48391 =C2=B1 3% softirqs.CPU176.SCH= ED 117714 =C2=B1 6% +17.4% 138207 softirqs.CPU176.TIMER 7239 =C2=B1 7% +267.4% 26593 =C2=B1 12% softirqs.CPU177.RCU 4851 =C2=B1 21% +897.5% 48387 =C2=B1 3% softirqs.CPU177.SCH= ED 114465 =C2=B1 4% +20.9% 138438 =C2=B1 2% softirqs.CPU177.TIM= ER 7388 =C2=B1 7% +266.1% 27048 =C2=B1 12% softirqs.CPU178.RCU 4612 =C2=B1 23% +951.7% 48506 =C2=B1 2% softirqs.CPU178.SCH= ED 113030 =C2=B1 4% +21.9% 137749 =C2=B1 2% softirqs.CPU178.TIM= ER 9363 =C2=B1 32% +183.7% 26563 =C2=B1 8% softirqs.CPU179.RCU 4634 =C2=B1 23% +946.8% 48512 =C2=B1 3% softirqs.CPU179.SCH= ED 113723 =C2=B1 6% +20.9% 137512 =C2=B1 2% softirqs.CPU179.TIM= ER 7637 =C2=B1 2% +180.7% 21438 =C2=B1 8% softirqs.CPU18.RCU 4370 =C2=B1 17% +1012.5% 48619 =C2=B1 2% softirqs.CPU18.SCHED 114134 =C2=B1 5% +31.6% 150173 =C2=B1 3% softirqs.CPU18.TIMER 7075 =C2=B1 6% +278.5% 26782 =C2=B1 15% softirqs.CPU180.RCU 5115 =C2=B1 31% +850.6% 48631 =C2=B1 2% softirqs.CPU180.SCH= ED 113470 =C2=B1 3% +21.5% 137820 =C2=B1 2% softirqs.CPU180.TIM= ER 7969 =C2=B1 7% +257.4% 28484 =C2=B1 11% softirqs.CPU181.RCU 5038 =C2=B1 27% +864.0% 48565 =C2=B1 3% softirqs.CPU181.SCH= ED 117362 =C2=B1 8% +17.9% 138399 =C2=B1 2% softirqs.CPU181.TIM= ER 9686 =C2=B1 31% +218.1% 30813 =C2=B1 7% softirqs.CPU182.RCU 4935 =C2=B1 25% +887.9% 48758 =C2=B1 2% softirqs.CPU182.SCH= ED 113111 =C2=B1 3% +24.3% 140577 =C2=B1 4% softirqs.CPU182.TIM= ER 8281 =C2=B1 13% +286.8% 32031 =C2=B1 11% softirqs.CPU183.RCU 5175 =C2=B1 25% +837.2% 48504 =C2=B1 2% softirqs.CPU183.SCH= ED 114201 =C2=B1 3% +25.1% 142879 =C2=B1 4% softirqs.CPU183.TIM= ER 7272 =C2=B1 8% +329.8% 31256 =C2=B1 12% softirqs.CPU184.RCU 4734 =C2=B1 27% +929.1% 48717 =C2=B1 3% softirqs.CPU184.SCH= ED 124859 =C2=B1 2% +15.0% 143647 =C2=B1 5% softirqs.CPU184.TIM= ER 7852 =C2=B1 16% +315.6% 32632 =C2=B1 12% softirqs.CPU185.RCU 5276 =C2=B1 31% +812.9% 48169 =C2=B1 3% softirqs.CPU185.SCH= ED 115513 =C2=B1 2% +21.5% 140306 =C2=B1 3% softirqs.CPU185.TIM= ER 7186 =C2=B1 5% +248.6% 25053 =C2=B1 8% softirqs.CPU186.RCU 4717 =C2=B1 25% +946.7% 49374 =C2=B1 5% softirqs.CPU186.SCH= ED 112750 +15.3% 130003 =C2=B1 7% softirqs.CPU186.TIMER 7396 =C2=B1 5% +331.7% 31928 =C2=B1 19% softirqs.CPU187.RCU 5141 =C2=B1 35% +840.2% 48337 =C2=B1 3% softirqs.CPU187.SCH= ED 116429 =C2=B1 3% +20.3% 140082 =C2=B1 4% softirqs.CPU187.TIM= ER 7255 =C2=B1 6% +337.5% 31743 =C2=B1 17% softirqs.CPU188.RCU 4817 =C2=B1 25% +909.5% 48627 =C2=B1 2% softirqs.CPU188.SCH= ED 113576 =C2=B1 2% +23.6% 140410 =C2=B1 3% softirqs.CPU188.TIM= ER 8051 =C2=B1 20% +329.6% 34587 =C2=B1 9% softirqs.CPU189.RCU 5067 =C2=B1 31% +854.5% 48367 =C2=B1 2% softirqs.CPU189.SCH= ED 118682 =C2=B1 7% +19.2% 141509 =C2=B1 5% softirqs.CPU189.TIM= ER 8293 =C2=B1 15% +224.3% 26893 =C2=B1 10% softirqs.CPU19.RCU 5756 =C2=B1 30% +745.9% 48697 =C2=B1 2% softirqs.CPU19.SCHED 117564 =C2=B1 6% +27.7% 150158 =C2=B1 3% softirqs.CPU19.TIMER 7967 =C2=B1 12% +282.6% 30479 =C2=B1 29% softirqs.CPU190.RCU 5185 =C2=B1 31% +850.8% 49304 =C2=B1 3% softirqs.CPU190.SCH= ED 8130 =C2=B1 10% +293.4% 31985 =C2=B1 5% softirqs.CPU191.RCU 5777 =C2=B1 25% +735.5% 48268 =C2=B1 3% softirqs.CPU191.SCH= ED 12457 =C2=B1 19% +162.2% 32665 =C2=B1 9% softirqs.CPU2.RCU 5769 =C2=B1 21% +750.7% 49077 =C2=B1 2% softirqs.CPU2.SCHED 122090 =C2=B1 6% +23.6% 150886 =C2=B1 3% softirqs.CPU2.TIMER 7776 +212.4% 24292 =C2=B1 12% softirqs.CPU20.RCU 4513 =C2=B1 21% +977.5% 48634 =C2=B1 3% softirqs.CPU20.SCHED 116230 =C2=B1 4% +29.1% 150103 =C2=B1 3% softirqs.CPU20.TIMER 7990 =C2=B1 5% +260.5% 28805 =C2=B1 14% softirqs.CPU21.RCU 4673 =C2=B1 21% +941.2% 48659 =C2=B1 2% softirqs.CPU21.SCHED 120108 =C2=B1 3% +25.2% 150344 =C2=B1 3% softirqs.CPU21.TIMER 7749 =C2=B1 2% +256.5% 27630 =C2=B1 10% softirqs.CPU22.RCU 4419 =C2=B1 17% +998.8% 48560 =C2=B1 2% softirqs.CPU22.SCHED 116038 =C2=B1 2% +29.4% 150158 =C2=B1 3% softirqs.CPU22.TIMER 7699 =C2=B1 3% +241.9% 26327 =C2=B1 15% softirqs.CPU23.RCU 4382 =C2=B1 17% +1014.0% 48824 =C2=B1 2% softirqs.CPU23.SCHED 116360 =C2=B1 3% +29.1% 150178 =C2=B1 3% softirqs.CPU23.TIMER 8535 =C2=B1 6% +220.1% 27324 =C2=B1 12% softirqs.CPU24.RCU 6228 =C2=B1 12% +689.1% 49148 =C2=B1 4% softirqs.CPU24.SCHED 122734 =C2=B1 4% +23.9% 152028 =C2=B1 5% softirqs.CPU24.TIMER 7845 =C2=B1 3% +226.6% 25620 =C2=B1 9% softirqs.CPU25.RCU 5458 =C2=B1 12% +800.7% 49161 =C2=B1 2% softirqs.CPU25.SCHED 113484 +30.6% 148219 =C2=B1 3% softirqs.CPU25.TIMER 7857 =C2=B1 3% +209.3% 24305 =C2=B1 8% softirqs.CPU26.RCU 5557 =C2=B1 17% +777.3% 48755 =C2=B1 2% softirqs.CPU26.SCHED 112105 =C2=B1 2% +31.7% 147657 =C2=B1 3% softirqs.CPU26.TIMER 7629 +193.1% 22357 =C2=B1 4% softirqs.CPU27.RCU 5225 =C2=B1 20% +832.8% 48740 =C2=B1 3% softirqs.CPU27.SCHED 115606 =C2=B1 2% +27.9% 147838 =C2=B1 3% softirqs.CPU27.TIMER 7453 +190.9% 21679 =C2=B1 5% softirqs.CPU28.RCU 5231 =C2=B1 27% +829.9% 48645 =C2=B1 2% softirqs.CPU28.SCHED 113111 =C2=B1 3% +30.5% 147617 =C2=B1 3% softirqs.CPU28.TIMER 8227 =C2=B1 13% +204.6% 25061 =C2=B1 8% softirqs.CPU29.RCU 4699 =C2=B1 18% +936.2% 48692 =C2=B1 3% softirqs.CPU29.SCHED 112205 =C2=B1 3% +31.6% 147611 =C2=B1 3% softirqs.CPU29.TIMER 8454 =C2=B1 3% +222.2% 27239 =C2=B1 13% softirqs.CPU3.RCU 5200 =C2=B1 8% +838.7% 48812 =C2=B1 2% softirqs.CPU3.SCHED 118231 =C2=B1 6% +27.7% 151030 =C2=B1 3% softirqs.CPU3.TIMER 8472 =C2=B1 6% +209.7% 26241 =C2=B1 5% softirqs.CPU30.RCU 4971 =C2=B1 19% +881.8% 48809 =C2=B1 3% softirqs.CPU30.SCHED 110839 =C2=B1 2% +33.3% 147716 =C2=B1 3% softirqs.CPU30.TIMER 7658 +240.2% 26052 =C2=B1 9% softirqs.CPU31.RCU 4753 =C2=B1 21% +925.0% 48724 =C2=B1 2% softirqs.CPU31.SCHED 111366 =C2=B1 3% +32.6% 147627 =C2=B1 3% softirqs.CPU31.TIMER 8106 =C2=B1 3% +273.1% 30243 =C2=B1 9% softirqs.CPU32.RCU 4789 =C2=B1 21% +919.2% 48811 =C2=B1 3% softirqs.CPU32.SCHED 114400 =C2=B1 5% +29.3% 147913 =C2=B1 3% softirqs.CPU32.TIMER 8347 =C2=B1 8% +197.4% 24825 =C2=B1 10% softirqs.CPU33.RCU 4801 =C2=B1 18% +913.2% 48651 =C2=B1 3% softirqs.CPU33.SCHED 112652 =C2=B1 4% +31.3% 147895 =C2=B1 3% softirqs.CPU33.TIMER 7897 +217.0% 25038 =C2=B1 7% softirqs.CPU34.RCU 4723 =C2=B1 20% +933.4% 48807 =C2=B1 3% softirqs.CPU34.SCHED 111436 =C2=B1 4% +32.5% 147687 =C2=B1 3% softirqs.CPU34.TIMER 7938 =C2=B1 3% +209.3% 24554 =C2=B1 8% softirqs.CPU35.RCU 4958 =C2=B1 16% +884.4% 48806 =C2=B1 2% softirqs.CPU35.SCHED 112994 =C2=B1 6% +30.9% 147953 =C2=B1 3% softirqs.CPU35.TIMER 9953 =C2=B1 29% +184.0% 28261 =C2=B1 6% softirqs.CPU36.RCU 4847 =C2=B1 16% +906.5% 48788 =C2=B1 2% softirqs.CPU36.SCHED 111042 =C2=B1 2% +33.3% 147970 =C2=B1 3% softirqs.CPU36.TIMER 8763 =C2=B1 10% +231.7% 29064 =C2=B1 9% softirqs.CPU37.RCU 4815 =C2=B1 20% +911.9% 48731 =C2=B1 2% softirqs.CPU37.SCHED 114715 =C2=B1 6% +28.9% 147851 =C2=B1 3% softirqs.CPU37.TIMER 8499 =C2=B1 10% +247.7% 29552 =C2=B1 10% softirqs.CPU38.RCU 4604 =C2=B1 20% +963.8% 48979 =C2=B1 3% softirqs.CPU38.SCHED 110837 =C2=B1 3% +33.5% 147999 =C2=B1 3% softirqs.CPU38.TIMER 8075 =C2=B1 3% +288.5% 31370 =C2=B1 9% softirqs.CPU39.RCU 4703 =C2=B1 18% +936.6% 48752 =C2=B1 3% softirqs.CPU39.SCHED 112023 =C2=B1 3% +32.3% 148222 =C2=B1 3% softirqs.CPU39.TIMER 8340 =C2=B1 4% +255.9% 29680 =C2=B1 8% softirqs.CPU4.RCU 4421 =C2=B1 20% +1018.6% 49455 =C2=B1 4% softirqs.CPU4.SCHED 116991 =C2=B1 3% +30.1% 152251 =C2=B1 4% softirqs.CPU4.TIMER 8904 =C2=B1 12% +276.3% 33501 =C2=B1 6% softirqs.CPU40.RCU 5110 =C2=B1 25% +856.0% 48856 =C2=B1 3% softirqs.CPU40.SCHED 121476 +22.0% 148245 =C2=B1 3% softirqs.CPU40.TIMER 8535 =C2=B1 11% +283.8% 32759 =C2=B1 7% softirqs.CPU41.RCU 5112 =C2=B1 22% +858.7% 49012 =C2=B1 2% softirqs.CPU41.SCHED 112998 =C2=B1 2% +31.2% 148284 =C2=B1 3% softirqs.CPU41.TIMER 7785 +259.5% 27989 =C2=B1 9% softirqs.CPU42.RCU 4777 =C2=B1 20% +925.3% 48979 =C2=B1 2% softirqs.CPU42.SCHED 110450 =C2=B1 2% +33.8% 147773 =C2=B1 3% softirqs.CPU42.TIMER 8601 =C2=B1 12% +253.0% 30359 =C2=B1 11% softirqs.CPU43.RCU 4713 =C2=B1 18% +934.8% 48775 =C2=B1 3% softirqs.CPU43.SCHED 113750 =C2=B1 2% +30.2% 148147 =C2=B1 3% softirqs.CPU43.TIMER 8557 =C2=B1 11% +248.0% 29777 =C2=B1 14% softirqs.CPU44.RCU 4718 =C2=B1 19% +931.1% 48655 =C2=B1 2% softirqs.CPU44.SCHED 111695 =C2=B1 3% +32.5% 147947 =C2=B1 3% softirqs.CPU44.TIMER 8036 =C2=B1 3% +305.0% 32549 =C2=B1 9% softirqs.CPU45.RCU 5037 =C2=B1 27% +868.5% 48787 =C2=B1 2% softirqs.CPU45.SCHED 112442 =C2=B1 3% +31.7% 148036 =C2=B1 3% softirqs.CPU45.TIMER 8837 =C2=B1 16% +254.6% 31334 =C2=B1 8% softirqs.CPU46.RCU 4713 =C2=B1 16% +933.2% 48696 =C2=B1 2% softirqs.CPU46.SCHED 110046 =C2=B1 2% +34.6% 148115 =C2=B1 3% softirqs.CPU46.TIMER 9020 =C2=B1 10% +274.1% 33742 =C2=B1 17% softirqs.CPU47.RCU 4849 =C2=B1 16% +905.6% 48769 =C2=B1 2% softirqs.CPU47.SCHED 111069 =C2=B1 3% +33.2% 147945 =C2=B1 3% softirqs.CPU47.TIMER 8587 =C2=B1 2% +281.8% 32790 =C2=B1 12% softirqs.CPU48.RCU 5845 =C2=B1 18% +724.8% 48214 =C2=B1 3% softirqs.CPU48.SCHED 115457 =C2=B1 5% +25.8% 145285 =C2=B1 5% softirqs.CPU48.TIMER 8842 =C2=B1 7% +263.2% 32113 =C2=B1 13% softirqs.CPU49.RCU 5633 =C2=B1 9% +760.6% 48481 =C2=B1 3% softirqs.CPU49.SCHED 114513 =C2=B1 3% +25.8% 144010 =C2=B1 7% softirqs.CPU49.TIMER 8496 +259.4% 30532 =C2=B1 10% softirqs.CPU5.RCU 4399 =C2=B1 22% +1010.2% 48843 =C2=B1 2% softirqs.CPU5.SCHED 119650 =C2=B1 3% +26.0% 150750 =C2=B1 3% softirqs.CPU5.TIMER 8790 =C2=B1 5% +246.9% 30492 =C2=B1 13% softirqs.CPU50.RCU 5649 =C2=B1 13% +757.6% 48449 =C2=B1 3% softirqs.CPU50.SCHED 113264 =C2=B1 4% +27.1% 144010 =C2=B1 7% softirqs.CPU50.TIMER 7773 =C2=B1 2% +204.7% 23684 =C2=B1 7% softirqs.CPU51.RCU 5285 =C2=B1 9% +818.2% 48524 =C2=B1 3% softirqs.CPU51.SCHED 114335 =C2=B1 5% +26.3% 144418 =C2=B1 7% softirqs.CPU51.TIMER 8135 =C2=B1 2% +261.5% 29407 =C2=B1 12% softirqs.CPU52.RCU 5840 =C2=B1 12% +732.2% 48607 =C2=B1 3% softirqs.CPU52.SCHED 114739 =C2=B1 2% +25.7% 144234 =C2=B1 7% softirqs.CPU52.TIMER 8400 =C2=B1 3% +248.9% 29311 =C2=B1 12% softirqs.CPU53.RCU 5956 =C2=B1 15% +711.1% 48314 =C2=B1 3% softirqs.CPU53.SCHED 117922 =C2=B1 7% +22.3% 144195 =C2=B1 7% softirqs.CPU53.TIMER 9034 =C2=B1 5% +264.7% 32945 =C2=B1 15% softirqs.CPU54.RCU 5766 =C2=B1 7% +738.9% 48377 =C2=B1 3% softirqs.CPU54.SCHED 114476 =C2=B1 3% +25.7% 143926 =C2=B1 7% softirqs.CPU54.TIMER 8630 =C2=B1 6% +270.5% 31977 =C2=B1 12% softirqs.CPU55.RCU 6089 =C2=B1 9% +694.4% 48373 =C2=B1 3% softirqs.CPU55.SCHED 114893 =C2=B1 2% +25.3% 143934 =C2=B1 7% softirqs.CPU55.TIMER 8490 =C2=B1 2% +308.2% 34662 =C2=B1 20% softirqs.CPU56.RCU 5440 =C2=B1 12% +788.7% 48347 =C2=B1 3% softirqs.CPU56.SCHED 123916 =C2=B1 3% +16.2% 143951 =C2=B1 7% softirqs.CPU56.TIMER 8248 =C2=B1 2% +227.7% 27029 =C2=B1 11% softirqs.CPU57.RCU 5545 =C2=B1 6% +773.5% 48443 =C2=B1 3% softirqs.CPU57.SCHED 114305 +26.0% 144046 =C2=B1 7% softirqs.CPU57.TIMER 10012 =C2=B1 18% +208.5% 30889 =C2=B1 14% softirqs.CPU58.RCU 7700 =C2=B1 15% +529.2% 48447 =C2=B1 3% softirqs.CPU58.SCHED 116577 +23.4% 143806 =C2=B1 7% softirqs.CPU58.TIMER 9061 =C2=B1 14% +239.2% 30741 =C2=B1 13% softirqs.CPU59.RCU 5836 =C2=B1 9% +729.5% 48409 =C2=B1 3% softirqs.CPU59.SCHED 117066 =C2=B1 3% +22.9% 143886 =C2=B1 7% softirqs.CPU59.TIMER 9288 =C2=B1 6% +276.5% 34968 =C2=B1 18% softirqs.CPU6.RCU 5917 =C2=B1 27% +725.8% 48867 =C2=B1 2% softirqs.CPU6.SCHED 118857 =C2=B1 4% +26.7% 150578 =C2=B1 3% softirqs.CPU6.TIMER 8562 =C2=B1 4% +262.2% 31010 =C2=B1 16% softirqs.CPU60.RCU 5669 =C2=B1 9% +753.5% 48386 =C2=B1 3% softirqs.CPU60.SCHED 114534 =C2=B1 2% +25.7% 143946 =C2=B1 7% softirqs.CPU60.TIMER 10364 =C2=B1 25% +213.2% 32457 =C2=B1 13% softirqs.CPU61.RCU 5474 =C2=B1 12% +785.2% 48459 =C2=B1 3% softirqs.CPU61.SCHED 114014 =C2=B1 2% +26.2% 143924 =C2=B1 7% softirqs.CPU61.TIMER 8886 =C2=B1 12% +270.6% 32929 =C2=B1 20% softirqs.CPU62.RCU 5813 =C2=B1 19% +734.1% 48491 =C2=B1 3% softirqs.CPU62.SCHED 112192 =C2=B1 3% +28.5% 144151 =C2=B1 7% softirqs.CPU62.TIMER 9061 =C2=B1 15% +243.1% 31091 =C2=B1 10% softirqs.CPU63.RCU 5386 =C2=B1 12% +799.8% 48465 =C2=B1 3% softirqs.CPU63.SCHED 113477 =C2=B1 2% +27.2% 144372 =C2=B1 7% softirqs.CPU63.TIMER 7875 =C2=B1 3% +274.4% 29487 =C2=B1 20% softirqs.CPU64.RCU 5497 =C2=B1 14% +784.5% 48626 =C2=B1 3% softirqs.CPU64.SCHED 115731 =C2=B1 5% +24.9% 144492 =C2=B1 8% softirqs.CPU64.TIMER 7571 =C2=B1 2% +244.7% 26096 =C2=B1 14% softirqs.CPU65.RCU 5287 =C2=B1 16% +822.8% 48789 =C2=B1 3% softirqs.CPU65.SCHED 113622 =C2=B1 3% +27.3% 144637 =C2=B1 8% softirqs.CPU65.TIMER 7699 =C2=B1 7% +191.8% 22468 =C2=B1 16% softirqs.CPU66.RCU 5245 =C2=B1 17% +822.7% 48400 =C2=B1 3% softirqs.CPU66.SCHED 111307 =C2=B1 4% +29.3% 143876 =C2=B1 7% softirqs.CPU66.TIMER 8634 =C2=B1 19% +222.0% 27805 =C2=B1 20% softirqs.CPU67.RCU 5450 =C2=B1 9% +789.7% 48496 =C2=B1 3% softirqs.CPU67.SCHED 113545 =C2=B1 6% +27.2% 144438 =C2=B1 7% softirqs.CPU67.TIMER 7607 =C2=B1 3% +220.5% 24382 =C2=B1 17% softirqs.CPU68.RCU 5689 =C2=B1 10% +751.4% 48436 =C2=B1 3% softirqs.CPU68.SCHED 112455 =C2=B1 2% +28.2% 144177 =C2=B1 7% softirqs.CPU68.TIMER 10390 =C2=B1 22% +161.5% 27172 =C2=B1 18% softirqs.CPU69.RCU 5380 =C2=B1 14% +801.0% 48472 =C2=B1 3% softirqs.CPU69.SCHED 117338 =C2=B1 7% +23.0% 144373 =C2=B1 7% softirqs.CPU69.TIMER 9265 =C2=B1 14% +227.8% 30371 =C2=B1 6% softirqs.CPU7.RCU 4348 =C2=B1 18% +1019.5% 48681 =C2=B1 3% softirqs.CPU7.SCHED 116997 =C2=B1 3% +28.5% 150366 =C2=B1 3% softirqs.CPU7.TIMER 7810 +252.7% 27550 =C2=B1 16% softirqs.CPU70.RCU 5883 =C2=B1 18% +727.9% 48708 =C2=B1 2% softirqs.CPU70.SCHED 113532 =C2=B1 3% +27.8% 145056 =C2=B1 7% softirqs.CPU70.TIMER 7357 +255.6% 26158 =C2=B1 23% softirqs.CPU71.RCU 5495 =C2=B1 10% +805.9% 49780 =C2=B1 2% softirqs.CPU71.SCHED 7568 +234.4% 25308 =C2=B1 6% softirqs.CPU72.RCU 5251 =C2=B1 26% +819.6% 48289 =C2=B1 2% softirqs.CPU72.SCHED 7701 =C2=B1 9% +217.9% 24483 =C2=B1 6% softirqs.CPU73.RCU 5471 =C2=B1 33% +790.3% 48706 =C2=B1 2% softirqs.CPU73.SCHED 116614 =C2=B1 2% +19.1% 138905 =C2=B1 2% softirqs.CPU73.TIMER 7164 +226.8% 23414 =C2=B1 9% softirqs.CPU74.RCU 4937 =C2=B1 30% +881.9% 48479 =C2=B1 3% softirqs.CPU74.SCHED 114790 =C2=B1 2% +20.6% 138414 =C2=B1 2% softirqs.CPU74.TIMER 7505 =C2=B1 4% +200.2% 22533 =C2=B1 4% softirqs.CPU75.RCU 5227 =C2=B1 29% +830.2% 48625 =C2=B1 3% softirqs.CPU75.SCHED 119181 =C2=B1 2% +17.3% 139849 softirqs.CPU75.TIMER 8043 =C2=B1 10% +181.7% 22660 =C2=B1 8% softirqs.CPU76.RCU 6006 =C2=B1 33% +705.9% 48403 =C2=B1 3% softirqs.CPU76.SCHED 118838 =C2=B1 2% +16.8% 138841 =C2=B1 2% softirqs.CPU76.TIMER 7382 +213.7% 23161 =C2=B1 11% softirqs.CPU77.RCU 5241 =C2=B1 34% +824.3% 48446 =C2=B1 2% softirqs.CPU77.SCHED 115996 =C2=B1 3% +19.9% 139058 =C2=B1 2% softirqs.CPU77.TIMER 7497 =C2=B1 5% +224.3% 24311 =C2=B1 9% softirqs.CPU78.RCU 5130 =C2=B1 29% +843.2% 48390 =C2=B1 3% softirqs.CPU78.SCHED 115552 =C2=B1 2% +19.6% 138172 =C2=B1 2% softirqs.CPU78.TIMER 8224 =C2=B1 13% +190.6% 23903 =C2=B1 8% softirqs.CPU79.RCU 6568 =C2=B1 24% +638.8% 48524 =C2=B1 3% softirqs.CPU79.SCHED 116694 =C2=B1 3% +18.6% 138454 softirqs.CPU79.TIMER 9440 =C2=B1 13% +222.8% 30473 =C2=B1 10% softirqs.CPU8.RCU 4499 =C2=B1 17% +978.3% 48517 =C2=B1 3% softirqs.CPU8.SCHED 127537 =C2=B1 4% +18.1% 150617 =C2=B1 3% softirqs.CPU8.TIMER 8514 =C2=B1 14% +232.9% 28341 =C2=B1 8% softirqs.CPU80.RCU 4987 =C2=B1 27% +874.9% 48619 =C2=B1 3% softirqs.CPU80.SCHED 117648 =C2=B1 5% +18.4% 139331 =C2=B1 2% softirqs.CPU80.TIMER 7760 =C2=B1 7% +261.1% 28025 =C2=B1 25% softirqs.CPU81.RCU 5303 =C2=B1 36% +824.2% 49017 =C2=B1 2% softirqs.CPU81.SCHED 115608 =C2=B1 4% +20.6% 139464 =C2=B1 2% softirqs.CPU81.TIMER 8213 =C2=B1 8% +216.4% 25990 =C2=B1 10% softirqs.CPU82.RCU 4916 =C2=B1 20% +888.8% 48616 =C2=B1 3% softirqs.CPU82.SCHED 114388 =C2=B1 4% +21.5% 138953 =C2=B1 2% softirqs.CPU82.TIMER 7855 =C2=B1 9% +231.2% 26015 =C2=B1 10% softirqs.CPU83.RCU 4928 =C2=B1 26% +882.8% 48441 =C2=B1 3% softirqs.CPU83.SCHED 115967 =C2=B1 6% +19.5% 138526 =C2=B1 2% softirqs.CPU83.TIMER 7602 =C2=B1 7% +243.8% 26139 =C2=B1 15% softirqs.CPU84.RCU 5005 =C2=B1 29% +868.2% 48459 =C2=B1 3% softirqs.CPU84.SCHED 114093 =C2=B1 3% +21.5% 138641 =C2=B1 2% softirqs.CPU84.TIMER 8666 =C2=B1 4% +231.7% 28747 =C2=B1 6% softirqs.CPU85.RCU 5445 =C2=B1 34% +794.5% 48705 =C2=B1 3% softirqs.CPU85.SCHED 118889 =C2=B1 7% +17.5% 139639 =C2=B1 2% softirqs.CPU85.TIMER 8191 =C2=B1 9% +257.0% 29242 =C2=B1 14% softirqs.CPU86.RCU 5463 =C2=B1 28% +788.2% 48523 =C2=B1 2% softirqs.CPU86.SCHED 114483 =C2=B1 3% +23.7% 141627 =C2=B1 4% softirqs.CPU86.TIMER 8565 =C2=B1 13% +267.5% 31477 =C2=B1 14% softirqs.CPU87.RCU 5120 =C2=B1 31% +850.9% 48686 =C2=B1 3% softirqs.CPU87.SCHED 115813 =C2=B1 3% +24.5% 144179 =C2=B1 5% softirqs.CPU87.TIMER 8229 =C2=B1 9% +309.1% 33664 =C2=B1 13% softirqs.CPU88.RCU 4954 =C2=B1 34% +884.6% 48779 =C2=B1 3% softirqs.CPU88.SCHED 126351 =C2=B1 2% +14.6% 144809 =C2=B1 6% softirqs.CPU88.TIMER 8746 =C2=B1 15% +266.9% 32090 =C2=B1 11% softirqs.CPU89.RCU 4996 =C2=B1 25% +870.8% 48510 =C2=B1 3% softirqs.CPU89.SCHED 116473 +20.7% 140634 =C2=B1 3% softirqs.CPU89.TIMER 8654 =C2=B1 3% +198.5% 25836 =C2=B1 8% softirqs.CPU9.RCU 4961 =C2=B1 23% +884.6% 48851 =C2=B1 3% softirqs.CPU9.SCHED 118596 =C2=B1 4% +26.9% 150466 =C2=B1 3% softirqs.CPU9.TIMER 8042 =C2=B1 8% +250.5% 28188 =C2=B1 8% softirqs.CPU90.RCU 4874 =C2=B1 24% +943.1% 50843 =C2=B1 9% softirqs.CPU90.SCHED 113975 =C2=B1 2% +42.2% 162078 =C2=B1 21% softirqs.CPU90.TIMER 8067 =C2=B1 5% +279.1% 30586 =C2=B1 14% softirqs.CPU91.RCU 4816 =C2=B1 26% +906.6% 48477 =C2=B1 3% softirqs.CPU91.SCHED 117357 =C2=B1 3% +20.4% 141288 =C2=B1 4% softirqs.CPU91.TIMER 8308 =C2=B1 8% +277.3% 31344 =C2=B1 20% softirqs.CPU92.RCU 5061 =C2=B1 37% +857.4% 48459 =C2=B1 2% softirqs.CPU92.SCHED 114749 =C2=B1 3% +23.2% 141421 =C2=B1 4% softirqs.CPU92.TIMER 7574 =C2=B1 6% +320.3% 31835 =C2=B1 12% softirqs.CPU93.RCU 4939 =C2=B1 31% +885.3% 48665 =C2=B1 3% softirqs.CPU93.SCHED 115341 =C2=B1 3% +24.3% 143322 =C2=B1 5% softirqs.CPU93.TIMER 8162 =C2=B1 7% +246.8% 28304 =C2=B1 15% softirqs.CPU94.RCU 5580 =C2=B1 35% +803.9% 50443 =C2=B1 5% softirqs.CPU94.SCHED 113683 =C2=B1 3% +44.4% 164136 =C2=B1 15% softirqs.CPU94.TIMER 7811 =C2=B1 17% +296.3% 30953 =C2=B1 12% softirqs.CPU95.RCU 5675 =C2=B1 36% +753.1% 48411 =C2=B1 3% softirqs.CPU95.SCHED 117129 =C2=B1 4% +20.2% 140811 =C2=B1 2% softirqs.CPU95.TIMER 8330 =C2=B1 8% +278.5% 31530 =C2=B1 6% softirqs.CPU96.RCU 5590 =C2=B1 23% +763.4% 48268 =C2=B1 2% softirqs.CPU96.SCHED 120276 =C2=B1 7% +24.3% 149515 =C2=B1 3% softirqs.CPU96.TIMER 8564 =C2=B1 12% +304.8% 34666 =C2=B1 24% softirqs.CPU97.RCU 4665 =C2=B1 17% +940.2% 48534 =C2=B1 3% softirqs.CPU97.SCHED 116820 =C2=B1 3% +30.7% 152641 =C2=B1 6% softirqs.CPU97.TIMER 7810 =C2=B1 5% +299.7% 31217 =C2=B1 14% softirqs.CPU98.RCU 4609 =C2=B1 23% +940.7% 47970 =C2=B1 2% softirqs.CPU98.SCHED 115185 =C2=B1 5% +28.2% 147682 =C2=B1 3% softirqs.CPU98.TIMER 10099 =C2=B1 25% +162.6% 26525 =C2=B1 10% softirqs.CPU99.RCU 4895 =C2=B1 19% +890.9% 48508 =C2=B1 2% softirqs.CPU99.SCHED 116792 =C2=B1 6% +28.1% 149556 =C2=B1 3% softirqs.CPU99.TIMER 1558965 =C2=B1 2% +252.5% 5495679 =C2=B1 11% softirqs.RCU 983493 =C2=B1 18% +849.1% 9334427 =C2=B1 3% softirqs.SCHED 22213581 =C2=B1 2% +25.7% 27918197 =C2=B1 3% softirqs.TIMER 191.33 +11.0% 212.33 =C2=B1 6% interrupts.113:PCI-MSI.1= 574915-edge.eth1-TxRx-3 201.67 =C2=B1 10% +518.5% 1247 =C2=B1 59% interrupts.117:PCI-= MSI.1574919-edge.eth1-TxRx-7 793811 +8.9% 864335 =C2=B1 8% interrupts.CAL:Function_= call_interrupts 7259 -84.3% 1139 =C2=B1 3% interrupts.CPU0.NMI:Non-= maskable_interrupts 7259 -84.3% 1139 =C2=B1 3% interrupts.CPU0.PMI:Perf= ormance_monitoring_interrupts 2668 =C2=B1 22% +381.4% 12847 =C2=B1 6% interrupts.CPU0.RES= :Rescheduling_interrupts 7302 -84.2% 1152 interrupts.CPU1.NMI:Non-maska= ble_interrupts 7302 -84.2% 1152 interrupts.CPU1.PMI:Performan= ce_monitoring_interrupts 1939 =C2=B1 23% +641.0% 14373 =C2=B1 6% interrupts.CPU1.RES= :Rescheduling_interrupts 7198 -83.1% 1216 interrupts.CPU10.NMI:Non-mask= able_interrupts 7198 -83.1% 1216 interrupts.CPU10.PMI:Performa= nce_monitoring_interrupts 1405 =C2=B1 27% +831.0% 13084 =C2=B1 12% interrupts.CPU10.RE= S:Rescheduling_interrupts 7286 -87.5% 914.00 =C2=B1 29% interrupts.CPU100.NMI:No= n-maskable_interrupts 7286 -87.5% 914.00 =C2=B1 29% interrupts.CPU100.PMI:Pe= rformance_monitoring_interrupts 1897 =C2=B1 30% +616.7% 13599 =C2=B1 2% interrupts.CPU100.R= ES:Rescheduling_interrupts 7318 -87.3% 929.33 =C2=B1 25% interrupts.CPU101.NMI:No= n-maskable_interrupts 7318 -87.3% 929.33 =C2=B1 25% interrupts.CPU101.PMI:Pe= rformance_monitoring_interrupts 1400 =C2=B1 38% +912.1% 14175 =C2=B1 13% interrupts.CPU101.R= ES:Rescheduling_interrupts 7204 =C2=B1 2% -86.7% 958.33 =C2=B1 28% interrupts.CPU102.N= MI:Non-maskable_interrupts 7204 =C2=B1 2% -86.7% 958.33 =C2=B1 28% interrupts.CPU102.P= MI:Performance_monitoring_interrupts 1406 =C2=B1 54% +1058.8% 16300 =C2=B1 11% interrupts.CPU102.R= ES:Rescheduling_interrupts 7190 -90.3% 698.00 =C2=B1 24% interrupts.CPU103.NMI:No= n-maskable_interrupts 7190 -90.3% 698.00 =C2=B1 24% interrupts.CPU103.PMI:Pe= rformance_monitoring_interrupts 969.33 =C2=B1 43% +1298.9% 13560 =C2=B1 18% interrupts.CPU103.R= ES:Rescheduling_interrupts 7312 -87.9% 888.00 =C2=B1 26% interrupts.CPU104.NMI:No= n-maskable_interrupts 7312 -87.9% 888.00 =C2=B1 26% interrupts.CPU104.PMI:Pe= rformance_monitoring_interrupts 797.67 =C2=B1 42% +1760.3% 14838 =C2=B1 14% interrupts.CPU104.R= ES:Rescheduling_interrupts 6064 =C2=B1 29% -84.3% 950.33 =C2=B1 25% interrupts.CPU105.N= MI:Non-maskable_interrupts 6064 =C2=B1 29% -84.3% 950.33 =C2=B1 25% interrupts.CPU105.P= MI:Performance_monitoring_interrupts 1189 =C2=B1 57% +1043.8% 13599 =C2=B1 16% interrupts.CPU105.R= ES:Rescheduling_interrupts 6075 =C2=B1 28% -84.0% 974.67 =C2=B1 26% interrupts.CPU106.N= MI:Non-maskable_interrupts 6075 =C2=B1 28% -84.0% 974.67 =C2=B1 26% interrupts.CPU106.P= MI:Performance_monitoring_interrupts 857.67 =C2=B1 23% +1388.8% 12769 =C2=B1 21% interrupts.CPU106.R= ES:Rescheduling_interrupts 6075 =C2=B1 28% -82.0% 1092 =C2=B1 3% interrupts.CPU107.N= MI:Non-maskable_interrupts 6075 =C2=B1 28% -82.0% 1092 =C2=B1 3% interrupts.CPU107.P= MI:Performance_monitoring_interrupts 1137 =C2=B1 29% +1055.0% 13132 =C2=B1 17% interrupts.CPU107.R= ES:Rescheduling_interrupts 6095 =C2=B1 27% -82.7% 1054 =C2=B1 5% interrupts.CPU108.N= MI:Non-maskable_interrupts 6095 =C2=B1 27% -82.7% 1054 =C2=B1 5% interrupts.CPU108.P= MI:Performance_monitoring_interrupts 1051 =C2=B1 76% +1106.2% 12680 =C2=B1 16% interrupts.CPU108.R= ES:Rescheduling_interrupts 6134 =C2=B1 27% -83.3% 1024 =C2=B1 11% interrupts.CPU109.N= MI:Non-maskable_interrupts 6134 =C2=B1 27% -83.3% 1024 =C2=B1 11% interrupts.CPU109.P= MI:Performance_monitoring_interrupts 636.67 =C2=B1 28% +1759.8% 11841 =C2=B1 11% interrupts.CPU109.R= ES:Rescheduling_interrupts 7174 =C2=B1 2% -85.2% 1060 =C2=B1 4% interrupts.CPU11.NM= I:Non-maskable_interrupts 7174 =C2=B1 2% -85.2% 1060 =C2=B1 4% interrupts.CPU11.PM= I:Performance_monitoring_interrupts 1504 =C2=B1 29% +856.7% 14392 =C2=B1 4% interrupts.CPU11.RE= S:Rescheduling_interrupts 6077 =C2=B1 27% -81.4% 1129 =C2=B1 5% interrupts.CPU110.N= MI:Non-maskable_interrupts 6077 =C2=B1 27% -81.4% 1129 =C2=B1 5% interrupts.CPU110.P= MI:Performance_monitoring_interrupts 1025 =C2=B1 38% +1039.5% 11680 =C2=B1 11% interrupts.CPU110.R= ES:Rescheduling_interrupts 6061 =C2=B1 28% -81.7% 1107 =C2=B1 7% interrupts.CPU111.N= MI:Non-maskable_interrupts 6061 =C2=B1 28% -81.7% 1107 =C2=B1 7% interrupts.CPU111.P= MI:Performance_monitoring_interrupts 1484 =C2=B1 74% +755.1% 12692 =C2=B1 12% interrupts.CPU111.R= ES:Rescheduling_interrupts 7271 -84.8% 1102 interrupts.CPU112.NMI:Non-mas= kable_interrupts 7271 -84.8% 1102 interrupts.CPU112.PMI:Perform= ance_monitoring_interrupts 828.00 =C2=B1 33% +1478.5% 13070 =C2=B1 19% interrupts.CPU112.R= ES:Rescheduling_interrupts 7305 -84.1% 1164 =C2=B1 5% interrupts.CPU113.NMI:No= n-maskable_interrupts 7305 -84.1% 1164 =C2=B1 5% interrupts.CPU113.PMI:Pe= rformance_monitoring_interrupts 865.67 =C2=B1 36% +1551.3% 14294 =C2=B1 18% interrupts.CPU113.R= ES:Rescheduling_interrupts 7329 -85.4% 1070 =C2=B1 6% interrupts.CPU114.NMI:No= n-maskable_interrupts 7329 -85.4% 1070 =C2=B1 6% interrupts.CPU114.PMI:Pe= rformance_monitoring_interrupts 1089 =C2=B1 70% +1241.8% 14612 =C2=B1 11% interrupts.CPU114.R= ES:Rescheduling_interrupts 7320 -84.7% 1123 =C2=B1 6% interrupts.CPU115.NMI:No= n-maskable_interrupts 7320 -84.7% 1123 =C2=B1 6% interrupts.CPU115.PMI:Pe= rformance_monitoring_interrupts 1119 =C2=B1 64% +1164.0% 14153 =C2=B1 6% interrupts.CPU115.R= ES:Rescheduling_interrupts 7287 -85.8% 1035 =C2=B1 11% interrupts.CPU116.NMI:No= n-maskable_interrupts 7287 -85.8% 1035 =C2=B1 11% interrupts.CPU116.PMI:Pe= rformance_monitoring_interrupts 3227 =C2=B1 90% +330.6% 13896 =C2=B1 3% interrupts.CPU116.R= ES:Rescheduling_interrupts 7280 -84.9% 1100 =C2=B1 12% interrupts.CPU117.NMI:No= n-maskable_interrupts 7280 -84.9% 1100 =C2=B1 12% interrupts.CPU117.PMI:Pe= rformance_monitoring_interrupts 1370 =C2=B1 52% +789.8% 12190 =C2=B1 8% interrupts.CPU117.R= ES:Rescheduling_interrupts 7315 -84.4% 1137 =C2=B1 6% interrupts.CPU118.NMI:No= n-maskable_interrupts 7315 -84.4% 1137 =C2=B1 6% interrupts.CPU118.PMI:Pe= rformance_monitoring_interrupts 1062 =C2=B1 30% +1305.1% 14931 =C2=B1 13% interrupts.CPU118.R= ES:Rescheduling_interrupts 7242 -83.7% 1183 =C2=B1 2% interrupts.CPU119.NMI:No= n-maskable_interrupts 7242 -83.7% 1183 =C2=B1 2% interrupts.CPU119.PMI:Pe= rformance_monitoring_interrupts 1468 =C2=B1 53% +1044.7% 16811 =C2=B1 11% interrupts.CPU119.R= ES:Rescheduling_interrupts 7255 -85.3% 1065 =C2=B1 3% interrupts.CPU12.NMI:Non= -maskable_interrupts 7255 -85.3% 1065 =C2=B1 3% interrupts.CPU12.PMI:Per= formance_monitoring_interrupts 1509 =C2=B1 48% +832.5% 14078 =C2=B1 3% interrupts.CPU12.RE= S:Rescheduling_interrupts 7264 -83.7% 1182 =C2=B1 3% interrupts.CPU120.NMI:No= n-maskable_interrupts 7264 -83.7% 1182 =C2=B1 3% interrupts.CPU120.PMI:Pe= rformance_monitoring_interrupts 1448 =C2=B1 30% +1019.4% 16209 =C2=B1 2% interrupts.CPU120.R= ES:Rescheduling_interrupts 7289 -83.9% 1171 =C2=B1 3% interrupts.CPU121.NMI:No= n-maskable_interrupts 7289 -83.9% 1171 =C2=B1 3% interrupts.CPU121.PMI:Pe= rformance_monitoring_interrupts 1163 =C2=B1 17% +1188.8% 14993 =C2=B1 9% interrupts.CPU121.R= ES:Rescheduling_interrupts 7257 -84.1% 1154 =C2=B1 5% interrupts.CPU122.NMI:No= n-maskable_interrupts 7257 -84.1% 1154 =C2=B1 5% interrupts.CPU122.PMI:Pe= rformance_monitoring_interrupts 1154 =C2=B1 49% +1297.7% 16129 =C2=B1 8% interrupts.CPU122.R= ES:Rescheduling_interrupts 7305 -84.4% 1141 =C2=B1 2% interrupts.CPU123.NMI:No= n-maskable_interrupts 7305 -84.4% 1141 =C2=B1 2% interrupts.CPU123.PMI:Pe= rformance_monitoring_interrupts 872.67 =C2=B1 47% +1771.2% 16329 =C2=B1 8% interrupts.CPU123.R= ES:Rescheduling_interrupts 7258 -84.4% 1134 =C2=B1 7% interrupts.CPU124.NMI:No= n-maskable_interrupts 7258 -84.4% 1134 =C2=B1 7% interrupts.CPU124.PMI:Pe= rformance_monitoring_interrupts 946.00 =C2=B1 2% +1623.3% 16302 =C2=B1 3% interrupts.CPU124.R= ES:Rescheduling_interrupts 7305 -83.9% 1175 =C2=B1 6% interrupts.CPU125.NMI:No= n-maskable_interrupts 7305 -83.9% 1175 =C2=B1 6% interrupts.CPU125.PMI:Pe= rformance_monitoring_interrupts 849.00 =C2=B1 9% +1765.7% 15839 =C2=B1 5% interrupts.CPU125.R= ES:Rescheduling_interrupts 7292 -83.8% 1179 =C2=B1 5% interrupts.CPU126.NMI:No= n-maskable_interrupts 7292 -83.8% 1179 =C2=B1 5% interrupts.CPU126.PMI:Pe= rformance_monitoring_interrupts 773.67 =C2=B1 31% +2167.4% 17542 =C2=B1 14% interrupts.CPU126.R= ES:Rescheduling_interrupts 7283 -83.8% 1177 =C2=B1 2% interrupts.CPU127.NMI:No= n-maskable_interrupts 7283 -83.8% 1177 =C2=B1 2% interrupts.CPU127.PMI:Pe= rformance_monitoring_interrupts 852.33 =C2=B1 57% +1900.9% 17054 =C2=B1 4% interrupts.CPU127.R= ES:Rescheduling_interrupts 7329 -84.4% 1145 =C2=B1 2% interrupts.CPU128.NMI:No= n-maskable_interrupts 7329 -84.4% 1145 =C2=B1 2% interrupts.CPU128.PMI:Pe= rformance_monitoring_interrupts 550.67 =C2=B1 30% +2955.1% 16823 =C2=B1 5% interrupts.CPU128.R= ES:Rescheduling_interrupts 7268 -83.7% 1183 =C2=B1 2% interrupts.CPU129.NMI:No= n-maskable_interrupts 7268 -83.7% 1183 =C2=B1 2% interrupts.CPU129.PMI:Pe= rformance_monitoring_interrupts 1093 =C2=B1 34% +1493.0% 17412 =C2=B1 4% interrupts.CPU129.R= ES:Rescheduling_interrupts 7274 -86.0% 1021 =C2=B1 8% interrupts.CPU13.NMI:Non= -maskable_interrupts 7274 -86.0% 1021 =C2=B1 8% interrupts.CPU13.PMI:Per= formance_monitoring_interrupts 1278 =C2=B1 26% +955.8% 13496 =C2=B1 5% interrupts.CPU13.RE= S:Rescheduling_interrupts 7269 -83.7% 1187 interrupts.CPU130.NMI:Non-mas= kable_interrupts 7269 -83.7% 1187 interrupts.CPU130.PMI:Perform= ance_monitoring_interrupts 858.67 =C2=B1 27% +1861.3% 16840 =C2=B1 3% interrupts.CPU130.R= ES:Rescheduling_interrupts 7318 -83.8% 1185 =C2=B1 3% interrupts.CPU131.NMI:No= n-maskable_interrupts 7318 -83.8% 1185 =C2=B1 3% interrupts.CPU131.PMI:Pe= rformance_monitoring_interrupts 542.67 =C2=B1 17% +2739.4% 15408 =C2=B1 3% interrupts.CPU131.R= ES:Rescheduling_interrupts 7250 -83.6% 1187 =C2=B1 6% interrupts.CPU132.NMI:No= n-maskable_interrupts 7250 -83.6% 1187 =C2=B1 6% interrupts.CPU132.PMI:Pe= rformance_monitoring_interrupts 742.67 =C2=B1 34% +2000.3% 15598 =C2=B1 3% interrupts.CPU132.R= ES:Rescheduling_interrupts 7288 -84.5% 1128 =C2=B1 3% interrupts.CPU133.NMI:No= n-maskable_interrupts 7288 -84.5% 1128 =C2=B1 3% interrupts.CPU133.PMI:Pe= rformance_monitoring_interrupts 749.67 =C2=B1 33% +2009.8% 15816 =C2=B1 4% interrupts.CPU133.R= ES:Rescheduling_interrupts 7309 -83.3% 1218 =C2=B1 4% interrupts.CPU134.NMI:No= n-maskable_interrupts 7309 -83.3% 1218 =C2=B1 4% interrupts.CPU134.PMI:Pe= rformance_monitoring_interrupts 586.67 =C2=B1 37% +2688.9% 16361 =C2=B1 8% interrupts.CPU134.R= ES:Rescheduling_interrupts 6087 =C2=B1 28% -83.7% 991.33 =C2=B1 27% interrupts.CPU135.N= MI:Non-maskable_interrupts 6087 =C2=B1 28% -83.7% 991.33 =C2=B1 27% interrupts.CPU135.P= MI:Performance_monitoring_interrupts 608.67 +2544.4% 16095 =C2=B1 5% interrupts.CPU135.RES:Re= scheduling_interrupts 6039 =C2=B1 28% -84.1% 959.67 =C2=B1 29% interrupts.CPU136.N= MI:Non-maskable_interrupts 6039 =C2=B1 28% -84.1% 959.67 =C2=B1 29% interrupts.CPU136.P= MI:Performance_monitoring_interrupts 771.67 =C2=B1 11% +1916.9% 15563 =C2=B1 5% interrupts.CPU136.R= ES:Rescheduling_interrupts 3894 =C2=B1 5% +18.7% 4624 =C2=B1 9% interrupts.CPU137.C= AL:Function_call_interrupts 6103 =C2=B1 28% -84.3% 955.67 =C2=B1 25% interrupts.CPU137.N= MI:Non-maskable_interrupts 6103 =C2=B1 28% -84.3% 955.67 =C2=B1 25% interrupts.CPU137.P= MI:Performance_monitoring_interrupts 631.33 =C2=B1 4% +2458.0% 16149 =C2=B1 6% interrupts.CPU137.R= ES:Rescheduling_interrupts 6113 =C2=B1 28% -84.2% 965.00 =C2=B1 27% interrupts.CPU138.N= MI:Non-maskable_interrupts 6113 =C2=B1 28% -84.2% 965.00 =C2=B1 27% interrupts.CPU138.P= MI:Performance_monitoring_interrupts 600.67 =C2=B1 28% +2928.8% 18193 =C2=B1 23% interrupts.CPU138.R= ES:Rescheduling_interrupts 4882 =C2=B1 35% -80.9% 930.33 =C2=B1 27% interrupts.CPU139.N= MI:Non-maskable_interrupts 4882 =C2=B1 35% -80.9% 930.33 =C2=B1 27% interrupts.CPU139.P= MI:Performance_monitoring_interrupts 1290 =C2=B1 13% +1071.9% 15121 =C2=B1 6% interrupts.CPU139.R= ES:Rescheduling_interrupts 7293 -84.6% 1121 =C2=B1 4% interrupts.CPU14.NMI:Non= -maskable_interrupts 7293 -84.6% 1121 =C2=B1 4% interrupts.CPU14.PMI:Per= formance_monitoring_interrupts 1335 =C2=B1 36% +1008.7% 14801 =C2=B1 9% interrupts.CPU14.RE= S:Rescheduling_interrupts 4918 =C2=B1 35% -79.8% 992.33 =C2=B1 32% interrupts.CPU140.N= MI:Non-maskable_interrupts 4918 =C2=B1 35% -79.8% 992.33 =C2=B1 32% interrupts.CPU140.P= MI:Performance_monitoring_interrupts 776.33 =C2=B1 31% +1971.6% 16082 =C2=B1 7% interrupts.CPU140.R= ES:Rescheduling_interrupts 4895 =C2=B1 36% -80.1% 974.67 =C2=B1 27% interrupts.CPU141.N= MI:Non-maskable_interrupts 4895 =C2=B1 36% -80.1% 974.67 =C2=B1 27% interrupts.CPU141.P= MI:Performance_monitoring_interrupts 709.67 =C2=B1 21% +2098.9% 15604 =C2=B1 8% interrupts.CPU141.R= ES:Rescheduling_interrupts 4905 =C2=B1 35% -75.9% 1181 =C2=B1 2% interrupts.CPU142.N= MI:Non-maskable_interrupts 4905 =C2=B1 35% -75.9% 1181 =C2=B1 2% interrupts.CPU142.P= MI:Performance_monitoring_interrupts 750.00 =C2=B1 36% +2060.0% 16200 =C2=B1 4% interrupts.CPU142.R= ES:Rescheduling_interrupts 4863 =C2=B1 35% -74.6% 1236 =C2=B1 3% interrupts.CPU143.N= MI:Non-maskable_interrupts 4863 =C2=B1 35% -74.6% 1236 =C2=B1 3% interrupts.CPU143.P= MI:Performance_monitoring_interrupts 946.67 =C2=B1 30% +1743.6% 17453 =C2=B1 5% interrupts.CPU143.R= ES:Rescheduling_interrupts 4878 =C2=B1 35% -77.3% 1109 =C2=B1 10% interrupts.CPU144.N= MI:Non-maskable_interrupts 4878 =C2=B1 35% -77.3% 1109 =C2=B1 10% interrupts.CPU144.P= MI:Performance_monitoring_interrupts 2157 =C2=B1 27% +625.5% 15651 =C2=B1 8% interrupts.CPU144.R= ES:Rescheduling_interrupts 4881 =C2=B1 35% -79.4% 1006 =C2=B1 17% interrupts.CPU145.N= MI:Non-maskable_interrupts 4881 =C2=B1 35% -79.4% 1006 =C2=B1 17% interrupts.CPU145.P= MI:Performance_monitoring_interrupts 1735 =C2=B1 17% +761.5% 14949 =C2=B1 15% interrupts.CPU145.R= ES:Rescheduling_interrupts 4872 =C2=B1 35% -79.7% 988.00 =C2=B1 22% interrupts.CPU146.N= MI:Non-maskable_interrupts 4872 =C2=B1 35% -79.7% 988.00 =C2=B1 22% interrupts.CPU146.P= MI:Performance_monitoring_interrupts 930.67 =C2=B1 35% +1528.5% 15155 =C2=B1 18% interrupts.CPU146.R= ES:Rescheduling_interrupts 4888 =C2=B1 36% -79.0% 1028 =C2=B1 20% interrupts.CPU147.N= MI:Non-maskable_interrupts 4888 =C2=B1 36% -79.0% 1028 =C2=B1 20% interrupts.CPU147.P= MI:Performance_monitoring_interrupts 1422 =C2=B1 38% +914.8% 14430 =C2=B1 20% interrupts.CPU147.R= ES:Rescheduling_interrupts 6101 =C2=B1 28% -83.1% 1030 =C2=B1 16% interrupts.CPU148.N= MI:Non-maskable_interrupts 6101 =C2=B1 28% -83.1% 1030 =C2=B1 16% interrupts.CPU148.P= MI:Performance_monitoring_interrupts 984.33 =C2=B1 33% +1272.2% 13507 =C2=B1 24% interrupts.CPU148.R= ES:Rescheduling_interrupts 5987 =C2=B1 31% -81.7% 1098 =C2=B1 9% interrupts.CPU149.N= MI:Non-maskable_interrupts 5987 =C2=B1 31% -81.7% 1098 =C2=B1 9% interrupts.CPU149.P= MI:Performance_monitoring_interrupts 1035 =C2=B1 40% +1275.7% 14243 =C2=B1 30% interrupts.CPU149.R= ES:Rescheduling_interrupts 7257 -87.1% 935.33 =C2=B1 33% interrupts.CPU15.NMI:Non= -maskable_interrupts 7257 -87.1% 935.33 =C2=B1 33% interrupts.CPU15.PMI:Per= formance_monitoring_interrupts 1431 =C2=B1 33% +919.1% 14584 =C2=B1 6% interrupts.CPU15.RE= S:Rescheduling_interrupts 6050 =C2=B1 27% -80.1% 1206 =C2=B1 3% interrupts.CPU150.N= MI:Non-maskable_interrupts 6050 =C2=B1 27% -80.1% 1206 =C2=B1 3% interrupts.CPU150.P= MI:Performance_monitoring_interrupts 812.00 =C2=B1 32% +1520.9% 13161 =C2=B1 30% interrupts.CPU150.R= ES:Rescheduling_interrupts 6042 =C2=B1 28% -80.7% 1167 interrupts.CPU151.NMI:No= n-maskable_interrupts 6042 =C2=B1 28% -80.7% 1167 interrupts.CPU151.PMI:Pe= rformance_monitoring_interrupts 1328 =C2=B1 47% +874.9% 12947 =C2=B1 35% interrupts.CPU151.R= ES:Rescheduling_interrupts 7330 -84.2% 1155 =C2=B1 4% interrupts.CPU152.NMI:No= n-maskable_interrupts 7330 -84.2% 1155 =C2=B1 4% interrupts.CPU152.PMI:Pe= rformance_monitoring_interrupts 1014 =C2=B1 21% +1275.5% 13952 =C2=B1 28% interrupts.CPU152.R= ES:Rescheduling_interrupts 6062 =C2=B1 27% -81.7% 1108 =C2=B1 6% interrupts.CPU153.N= MI:Non-maskable_interrupts 6062 =C2=B1 27% -81.7% 1108 =C2=B1 6% interrupts.CPU153.P= MI:Performance_monitoring_interrupts 965.33 =C2=B1 25% +1333.0% 13833 =C2=B1 30% interrupts.CPU153.R= ES:Rescheduling_interrupts 6063 =C2=B1 28% -81.8% 1105 interrupts.CPU154.NMI:No= n-maskable_interrupts 6063 =C2=B1 28% -81.8% 1105 interrupts.CPU154.PMI:Pe= rformance_monitoring_interrupts 1278 =C2=B1 26% +974.4% 13731 =C2=B1 22% interrupts.CPU154.R= ES:Rescheduling_interrupts 7280 -83.2% 1224 =C2=B1 2% interrupts.CPU155.NMI:No= n-maskable_interrupts 7280 -83.2% 1224 =C2=B1 2% interrupts.CPU155.PMI:Pe= rformance_monitoring_interrupts 1301 =C2=B1 30% +943.9% 13581 =C2=B1 25% interrupts.CPU155.R= ES:Rescheduling_interrupts 6059 =C2=B1 27% -81.7% 1108 =C2=B1 5% interrupts.CPU156.N= MI:Non-maskable_interrupts 6059 =C2=B1 27% -81.7% 1108 =C2=B1 5% interrupts.CPU156.P= MI:Performance_monitoring_interrupts 1372 =C2=B1 24% +923.5% 14042 =C2=B1 24% interrupts.CPU156.R= ES:Rescheduling_interrupts 6101 =C2=B1 28% -81.3% 1143 =C2=B1 8% interrupts.CPU157.N= MI:Non-maskable_interrupts 6101 =C2=B1 28% -81.3% 1143 =C2=B1 8% interrupts.CPU157.P= MI:Performance_monitoring_interrupts 1124 =C2=B1 45% +1226.7% 14916 =C2=B1 10% interrupts.CPU157.R= ES:Rescheduling_interrupts 7288 -84.8% 1111 =C2=B1 5% interrupts.CPU158.NMI:No= n-maskable_interrupts 7288 -84.8% 1111 =C2=B1 5% interrupts.CPU158.PMI:Pe= rformance_monitoring_interrupts 918.67 =C2=B1 20% +1509.9% 14789 =C2=B1 8% interrupts.CPU158.R= ES:Rescheduling_interrupts 6088 =C2=B1 28% -81.7% 1117 =C2=B1 7% interrupts.CPU159.N= MI:Non-maskable_interrupts 6088 =C2=B1 28% -81.7% 1117 =C2=B1 7% interrupts.CPU159.P= MI:Performance_monitoring_interrupts 981.67 =C2=B1 16% +1440.3% 15120 =C2=B1 10% interrupts.CPU159.R= ES:Rescheduling_interrupts 7259 -87.3% 922.00 =C2=B1 28% interrupts.CPU16.NMI:Non= -maskable_interrupts 7259 -87.3% 922.00 =C2=B1 28% interrupts.CPU16.PMI:Per= formance_monitoring_interrupts 1683 =C2=B1 58% +800.4% 15160 =C2=B1 3% interrupts.CPU16.RE= S:Rescheduling_interrupts 6079 =C2=B1 28% -82.2% 1080 =C2=B1 11% interrupts.CPU160.N= MI:Non-maskable_interrupts 6079 =C2=B1 28% -82.2% 1080 =C2=B1 11% interrupts.CPU160.P= MI:Performance_monitoring_interrupts 1193 =C2=B1 60% +1098.5% 14298 =C2=B1 9% interrupts.CPU160.R= ES:Rescheduling_interrupts 6073 =C2=B1 28% -80.9% 1158 =C2=B1 3% interrupts.CPU161.N= MI:Non-maskable_interrupts 6073 =C2=B1 28% -80.9% 1158 =C2=B1 3% interrupts.CPU161.P= MI:Performance_monitoring_interrupts 1026 =C2=B1 39% +1264.0% 14004 =C2=B1 21% interrupts.CPU161.R= ES:Rescheduling_interrupts 5959 =C2=B1 30% -80.3% 1172 =C2=B1 4% interrupts.CPU162.N= MI:Non-maskable_interrupts 5959 =C2=B1 30% -80.3% 1172 =C2=B1 4% interrupts.CPU162.P= MI:Performance_monitoring_interrupts 1376 =C2=B1 81% +924.5% 14097 =C2=B1 15% interrupts.CPU162.R= ES:Rescheduling_interrupts 6051 =C2=B1 28% -80.2% 1197 =C2=B1 2% interrupts.CPU163.N= MI:Non-maskable_interrupts 6051 =C2=B1 28% -80.2% 1197 =C2=B1 2% interrupts.CPU163.P= MI:Performance_monitoring_interrupts 1536 =C2=B1 66% +806.6% 13931 =C2=B1 21% interrupts.CPU163.R= ES:Rescheduling_interrupts 6111 =C2=B1 27% -81.6% 1124 =C2=B1 5% interrupts.CPU164.N= MI:Non-maskable_interrupts 6111 =C2=B1 27% -81.6% 1124 =C2=B1 5% interrupts.CPU164.P= MI:Performance_monitoring_interrupts 1145 =C2=B1 20% +1160.7% 14438 =C2=B1 18% interrupts.CPU164.R= ES:Rescheduling_interrupts 6082 =C2=B1 28% -81.5% 1126 =C2=B1 13% interrupts.CPU165.N= MI:Non-maskable_interrupts 6082 =C2=B1 28% -81.5% 1126 =C2=B1 13% interrupts.CPU165.P= MI:Performance_monitoring_interrupts 1122 =C2=B1 11% +1264.0% 15309 =C2=B1 5% interrupts.CPU165.R= ES:Rescheduling_interrupts 7291 -85.4% 1061 =C2=B1 14% interrupts.CPU166.NMI:No= n-maskable_interrupts 7291 -85.4% 1061 =C2=B1 14% interrupts.CPU166.PMI:Pe= rformance_monitoring_interrupts 1129 =C2=B1 33% +1256.9% 15328 =C2=B1 6% interrupts.CPU166.R= ES:Rescheduling_interrupts 7277 -85.2% 1073 =C2=B1 12% interrupts.CPU167.NMI:No= n-maskable_interrupts 7277 -85.2% 1073 =C2=B1 12% interrupts.CPU167.PMI:Pe= rformance_monitoring_interrupts 932.67 =C2=B1 11% +1693.7% 16729 interrupts.CPU167.RES:Re= scheduling_interrupts 7276 -84.8% 1109 =C2=B1 6% interrupts.CPU168.NMI:No= n-maskable_interrupts 7276 -84.8% 1109 =C2=B1 6% interrupts.CPU168.PMI:Pe= rformance_monitoring_interrupts 1854 =C2=B1 45% +469.8% 10565 =C2=B1 13% interrupts.CPU168.R= ES:Rescheduling_interrupts 6089 =C2=B1 28% -83.5% 1007 =C2=B1 14% interrupts.CPU169.N= MI:Non-maskable_interrupts 6089 =C2=B1 28% -83.5% 1007 =C2=B1 14% interrupts.CPU169.P= MI:Performance_monitoring_interrupts 1246 =C2=B1 8% +792.3% 11124 =C2=B1 13% interrupts.CPU169.R= ES:Rescheduling_interrupts 7303 -86.6% 978.00 =C2=B1 36% interrupts.CPU17.NMI:Non= -maskable_interrupts 7303 -86.6% 978.00 =C2=B1 36% interrupts.CPU17.PMI:Per= formance_monitoring_interrupts 1365 =C2=B1 43% +975.6% 14689 =C2=B1 2% interrupts.CPU17.RE= S:Rescheduling_interrupts 6072 =C2=B1 28% -83.4% 1008 =C2=B1 9% interrupts.CPU170.N= MI:Non-maskable_interrupts 6072 =C2=B1 28% -83.4% 1008 =C2=B1 9% interrupts.CPU170.P= MI:Performance_monitoring_interrupts 2102 =C2=B1 31% +411.8% 10757 =C2=B1 16% interrupts.CPU170.R= ES:Rescheduling_interrupts 6117 =C2=B1 28% -82.9% 1048 =C2=B1 7% interrupts.CPU171.N= MI:Non-maskable_interrupts 6117 =C2=B1 28% -82.9% 1048 =C2=B1 7% interrupts.CPU171.P= MI:Performance_monitoring_interrupts 2034 =C2=B1 82% +508.9% 12387 =C2=B1 17% interrupts.CPU171.R= ES:Rescheduling_interrupts 6075 =C2=B1 28% -82.2% 1083 =C2=B1 9% interrupts.CPU172.N= MI:Non-maskable_interrupts 6075 =C2=B1 28% -82.2% 1083 =C2=B1 9% interrupts.CPU172.P= MI:Performance_monitoring_interrupts 831.67 =C2=B1 19% +1419.1% 12634 =C2=B1 22% interrupts.CPU172.R= ES:Rescheduling_interrupts 7309 -83.9% 1179 =C2=B1 7% interrupts.CPU173.NMI:No= n-maskable_interrupts 7309 -83.9% 1179 =C2=B1 7% interrupts.CPU173.PMI:Pe= rformance_monitoring_interrupts 781.67 =C2=B1 8% +1592.2% 13227 =C2=B1 16% interrupts.CPU173.R= ES:Rescheduling_interrupts 6099 =C2=B1 28% -83.6% 999.67 =C2=B1 7% interrupts.CPU174.N= MI:Non-maskable_interrupts 6099 =C2=B1 28% -83.6% 999.67 =C2=B1 7% interrupts.CPU174.P= MI:Performance_monitoring_interrupts 1308 =C2=B1 23% +878.9% 12803 =C2=B1 13% interrupts.CPU174.R= ES:Rescheduling_interrupts 6018 =C2=B1 27% -82.5% 1054 =C2=B1 10% interrupts.CPU175.N= MI:Non-maskable_interrupts 6018 =C2=B1 27% -82.5% 1054 =C2=B1 10% interrupts.CPU175.P= MI:Performance_monitoring_interrupts 1505 =C2=B1 37% +743.1% 12693 =C2=B1 20% interrupts.CPU175.R= ES:Rescheduling_interrupts 6091 =C2=B1 28% -85.5% 880.33 =C2=B1 27% interrupts.CPU176.N= MI:Non-maskable_interrupts 6091 =C2=B1 28% -85.5% 880.33 =C2=B1 27% interrupts.CPU176.P= MI:Performance_monitoring_interrupts 1395 =C2=B1 36% +765.7% 12079 =C2=B1 15% interrupts.CPU176.R= ES:Rescheduling_interrupts 6094 =C2=B1 28% -81.8% 1107 =C2=B1 7% interrupts.CPU177.N= MI:Non-maskable_interrupts 6094 =C2=B1 28% -81.8% 1107 =C2=B1 7% interrupts.CPU177.P= MI:Performance_monitoring_interrupts 908.67 =C2=B1 8% +1359.1% 13258 =C2=B1 2% interrupts.CPU177.R= ES:Rescheduling_interrupts 6094 =C2=B1 28% -84.5% 942.67 =C2=B1 26% interrupts.CPU178.N= MI:Non-maskable_interrupts 6094 =C2=B1 28% -84.5% 942.67 =C2=B1 26% interrupts.CPU178.P= MI:Performance_monitoring_interrupts 906.00 =C2=B1 14% +1329.9% 12955 =C2=B1 3% interrupts.CPU178.R= ES:Rescheduling_interrupts 6062 =C2=B1 28% -84.8% 922.67 =C2=B1 27% interrupts.CPU179.N= MI:Non-maskable_interrupts 6062 =C2=B1 28% -84.8% 922.67 =C2=B1 27% interrupts.CPU179.P= MI:Performance_monitoring_interrupts 1080 =C2=B1 17% +1102.4% 12989 =C2=B1 22% interrupts.CPU179.R= ES:Rescheduling_interrupts 6052 =C2=B1 28% -85.1% 899.00 =C2=B1 31% interrupts.CPU18.NM= I:Non-maskable_interrupts 6052 =C2=B1 28% -85.1% 899.00 =C2=B1 31% interrupts.CPU18.PM= I:Performance_monitoring_interrupts 1014 =C2=B1 42% +1345.5% 14657 =C2=B1 7% interrupts.CPU18.RE= S:Rescheduling_interrupts 6080 =C2=B1 28% -84.7% 931.00 =C2=B1 26% interrupts.CPU180.N= MI:Non-maskable_interrupts 6080 =C2=B1 28% -84.7% 931.00 =C2=B1 26% interrupts.CPU180.P= MI:Performance_monitoring_interrupts 1127 =C2=B1 37% +1029.1% 12729 =C2=B1 20% interrupts.CPU180.R= ES:Rescheduling_interrupts 7272 =C2=B1 2% -87.1% 937.67 =C2=B1 29% interrupts.CPU181.N= MI:Non-maskable_interrupts 7272 =C2=B1 2% -87.1% 937.67 =C2=B1 29% interrupts.CPU181.P= MI:Performance_monitoring_interrupts 1275 =C2=B1 43% +997.4% 13991 =C2=B1 7% interrupts.CPU181.R= ES:Rescheduling_interrupts 7327 -88.5% 845.00 =C2=B1 23% interrupts.CPU182.NMI:No= n-maskable_interrupts 7327 -88.5% 845.00 =C2=B1 23% interrupts.CPU182.PMI:Pe= rformance_monitoring_interrupts 1254 =C2=B1 35% +1010.8% 13929 =C2=B1 9% interrupts.CPU182.R= ES:Rescheduling_interrupts 7291 -88.7% 820.33 =C2=B1 29% interrupts.CPU183.NMI:No= n-maskable_interrupts 7291 -88.7% 820.33 =C2=B1 29% interrupts.CPU183.PMI:Pe= rformance_monitoring_interrupts 1051 =C2=B1 31% +1328.7% 15015 interrupts.CPU183.RES:Re= scheduling_interrupts 6074 =C2=B1 28% -83.7% 992.00 =C2=B1 13% interrupts.CPU184.N= MI:Non-maskable_interrupts 6074 =C2=B1 28% -83.7% 992.00 =C2=B1 13% interrupts.CPU184.P= MI:Performance_monitoring_interrupts 1005 =C2=B1 60% +1199.3% 13062 =C2=B1 9% interrupts.CPU184.R= ES:Rescheduling_interrupts 6004 =C2=B1 27% -84.4% 936.33 =C2=B1 8% interrupts.CPU185.N= MI:Non-maskable_interrupts 6004 =C2=B1 27% -84.4% 936.33 =C2=B1 8% interrupts.CPU185.P= MI:Performance_monitoring_interrupts 1107 =C2=B1 43% +1051.6% 12747 =C2=B1 3% interrupts.CPU185.R= ES:Rescheduling_interrupts 6046 =C2=B1 28% -83.2% 1015 =C2=B1 6% interrupts.CPU186.N= MI:Non-maskable_interrupts 6046 =C2=B1 28% -83.2% 1015 =C2=B1 6% interrupts.CPU186.P= MI:Performance_monitoring_interrupts 868.00 =C2=B1 32% +1444.5% 13406 =C2=B1 12% interrupts.CPU186.R= ES:Rescheduling_interrupts 6108 =C2=B1 27% -81.2% 1150 interrupts.CPU187.NMI:No= n-maskable_interrupts 6108 =C2=B1 27% -81.2% 1150 interrupts.CPU187.PMI:Pe= rformance_monitoring_interrupts 1337 =C2=B1 71% +872.9% 13014 =C2=B1 7% interrupts.CPU187.R= ES:Rescheduling_interrupts 6082 =C2=B1 27% -81.3% 1134 =C2=B1 6% interrupts.CPU188.N= MI:Non-maskable_interrupts 6082 =C2=B1 27% -81.3% 1134 =C2=B1 6% interrupts.CPU188.P= MI:Performance_monitoring_interrupts 935.33 =C2=B1 37% +1449.4% 14491 =C2=B1 5% interrupts.CPU188.R= ES:Rescheduling_interrupts 6073 =C2=B1 28% -82.4% 1067 =C2=B1 10% interrupts.CPU189.N= MI:Non-maskable_interrupts 6073 =C2=B1 28% -82.4% 1067 =C2=B1 10% interrupts.CPU189.P= MI:Performance_monitoring_interrupts 1099 =C2=B1 37% +946.5% 11500 =C2=B1 3% interrupts.CPU189.R= ES:Rescheduling_interrupts 6133 =C2=B1 27% -84.9% 928.67 =C2=B1 27% interrupts.CPU19.NM= I:Non-maskable_interrupts 6133 =C2=B1 27% -84.9% 928.67 =C2=B1 27% interrupts.CPU19.PM= I:Performance_monitoring_interrupts 1779 =C2=B1 57% +735.5% 14868 interrupts.CPU19.RES:Res= cheduling_interrupts 6101 =C2=B1 28% -83.2% 1024 =C2=B1 10% interrupts.CPU190.N= MI:Non-maskable_interrupts 6101 =C2=B1 28% -83.2% 1024 =C2=B1 10% interrupts.CPU190.P= MI:Performance_monitoring_interrupts 969.67 =C2=B1 35% +1256.4% 13152 =C2=B1 8% interrupts.CPU190.R= ES:Rescheduling_interrupts 7289 -86.1% 1013 =C2=B1 14% interrupts.CPU191.NMI:No= n-maskable_interrupts 7289 -86.1% 1013 =C2=B1 14% interrupts.CPU191.PMI:Pe= rformance_monitoring_interrupts 1422 =C2=B1 43% +826.9% 13187 =C2=B1 18% interrupts.CPU191.R= ES:Rescheduling_interrupts 7287 -83.3% 1213 =C2=B1 3% interrupts.CPU2.NMI:Non-= maskable_interrupts 7287 -83.3% 1213 =C2=B1 3% interrupts.CPU2.PMI:Perf= ormance_monitoring_interrupts 3183 =C2=B1 17% +358.7% 14602 =C2=B1 12% interrupts.CPU2.RES= :Rescheduling_interrupts 7298 -88.1% 869.00 =C2=B1 30% interrupts.CPU20.NMI:Non= -maskable_interrupts 7298 -88.1% 869.00 =C2=B1 30% interrupts.CPU20.PMI:Per= formance_monitoring_interrupts 2198 =C2=B1 60% +542.1% 14118 =C2=B1 3% interrupts.CPU20.RE= S:Rescheduling_interrupts 6108 =C2=B1 28% -84.3% 956.00 =C2=B1 30% interrupts.CPU21.NM= I:Non-maskable_interrupts 6108 =C2=B1 28% -84.3% 956.00 =C2=B1 30% interrupts.CPU21.PM= I:Performance_monitoring_interrupts 1723 =C2=B1 10% +661.1% 13113 =C2=B1 8% interrupts.CPU21.RE= S:Rescheduling_interrupts 6043 =C2=B1 27% -81.3% 1130 =C2=B1 4% interrupts.CPU22.NM= I:Non-maskable_interrupts 6043 =C2=B1 27% -81.3% 1130 =C2=B1 4% interrupts.CPU22.PM= I:Performance_monitoring_interrupts 1400 =C2=B1 34% +880.2% 13726 =C2=B1 6% interrupts.CPU22.RE= S:Rescheduling_interrupts 6066 =C2=B1 28% -83.6% 993.00 =C2=B1 28% interrupts.CPU23.NM= I:Non-maskable_interrupts 6066 =C2=B1 28% -83.6% 993.00 =C2=B1 28% interrupts.CPU23.PM= I:Performance_monitoring_interrupts 1147 =C2=B1 38% +1142.2% 14256 =C2=B1 14% interrupts.CPU23.RE= S:Rescheduling_interrupts 6086 =C2=B1 28% -83.9% 979.00 =C2=B1 31% interrupts.CPU24.NM= I:Non-maskable_interrupts 6086 =C2=B1 28% -83.9% 979.00 =C2=B1 31% interrupts.CPU24.PM= I:Performance_monitoring_interrupts 2366 =C2=B1 22% +631.5% 17306 =C2=B1 5% interrupts.CPU24.RE= S:Rescheduling_interrupts 6019 =C2=B1 27% -83.4% 996.67 =C2=B1 27% interrupts.CPU25.NM= I:Non-maskable_interrupts 6019 =C2=B1 27% -83.4% 996.67 =C2=B1 27% interrupts.CPU25.PM= I:Performance_monitoring_interrupts 1788 =C2=B1 7% +857.7% 17126 =C2=B1 4% interrupts.CPU25.RE= S:Rescheduling_interrupts 6093 =C2=B1 28% -84.2% 963.33 =C2=B1 28% interrupts.CPU26.NM= I:Non-maskable_interrupts 6093 =C2=B1 28% -84.2% 963.33 =C2=B1 28% interrupts.CPU26.PM= I:Performance_monitoring_interrupts 1562 =C2=B1 23% +938.9% 16234 =C2=B1 6% interrupts.CPU26.RE= S:Rescheduling_interrupts 5952 =C2=B1 28% -80.8% 1143 interrupts.CPU27.NMI:Non= -maskable_interrupts 5952 =C2=B1 28% -80.8% 1143 interrupts.CPU27.PMI:Per= formance_monitoring_interrupts 951.00 =C2=B1 36% +1575.6% 15935 =C2=B1 5% interrupts.CPU27.RE= S:Rescheduling_interrupts 7301 -84.4% 1141 =C2=B1 8% interrupts.CPU28.NMI:Non= -maskable_interrupts 7301 -84.4% 1141 =C2=B1 8% interrupts.CPU28.PMI:Per= formance_monitoring_interrupts 937.00 =C2=B1 22% +1597.5% 15906 =C2=B1 6% interrupts.CPU28.RE= S:Rescheduling_interrupts 7324 -83.8% 1183 =C2=B1 4% interrupts.CPU29.NMI:Non= -maskable_interrupts 7324 -83.8% 1183 =C2=B1 4% interrupts.CPU29.PMI:Per= formance_monitoring_interrupts 610.00 =C2=B1 14% +2541.5% 16113 =C2=B1 4% interrupts.CPU29.RE= S:Rescheduling_interrupts 191.33 +11.0% 212.33 =C2=B1 6% interrupts.CPU3.113:PCI-= MSI.1574915-edge.eth1-TxRx-3 7166 -83.6% 1175 =C2=B1 4% interrupts.CPU3.NMI:Non-= maskable_interrupts 7166 -83.6% 1175 =C2=B1 4% interrupts.CPU3.PMI:Perf= ormance_monitoring_interrupts 2797 =C2=B1 42% +341.4% 12349 =C2=B1 13% interrupts.CPU3.RES= :Rescheduling_interrupts 7328 -83.9% 1179 =C2=B1 3% interrupts.CPU30.NMI:Non= -maskable_interrupts 7328 -83.9% 1179 =C2=B1 3% interrupts.CPU30.PMI:Per= formance_monitoring_interrupts 857.67 =C2=B1 23% +1876.0% 16947 =C2=B1 2% interrupts.CPU30.RE= S:Rescheduling_interrupts 7266 -83.9% 1172 =C2=B1 3% interrupts.CPU31.NMI:Non= -maskable_interrupts 7266 -83.9% 1172 =C2=B1 3% interrupts.CPU31.PMI:Per= formance_monitoring_interrupts 714.00 =C2=B1 24% +2123.1% 15872 =C2=B1 5% interrupts.CPU31.RE= S:Rescheduling_interrupts 7279 -84.0% 1165 interrupts.CPU32.NMI:Non-mask= able_interrupts 7279 -84.0% 1165 interrupts.CPU32.PMI:Performa= nce_monitoring_interrupts 951.67 =C2=B1 39% +1676.5% 16906 =C2=B1 6% interrupts.CPU32.RE= S:Rescheduling_interrupts 7279 -83.3% 1213 =C2=B1 2% interrupts.CPU33.NMI:Non= -maskable_interrupts 7279 -83.3% 1213 =C2=B1 2% interrupts.CPU33.PMI:Per= formance_monitoring_interrupts 1076 =C2=B1 32% +1431.2% 16486 =C2=B1 4% interrupts.CPU33.RE= S:Rescheduling_interrupts 7331 -84.3% 1152 interrupts.CPU34.NMI:Non-mask= able_interrupts 7331 -84.3% 1152 interrupts.CPU34.PMI:Performa= nce_monitoring_interrupts 867.67 =C2=B1 12% +1778.1% 16295 =C2=B1 3% interrupts.CPU34.RE= S:Rescheduling_interrupts 7286 -86.2% 1003 =C2=B1 27% interrupts.CPU35.NMI:Non= -maskable_interrupts 7286 -86.2% 1003 =C2=B1 27% interrupts.CPU35.PMI:Per= formance_monitoring_interrupts 1034 =C2=B1 16% +1494.6% 16488 =C2=B1 5% interrupts.CPU35.RE= S:Rescheduling_interrupts 6091 =C2=B1 28% -84.6% 935.33 =C2=B1 27% interrupts.CPU36.NM= I:Non-maskable_interrupts 6091 =C2=B1 28% -84.6% 935.33 =C2=B1 27% interrupts.CPU36.PM= I:Performance_monitoring_interrupts 736.00 =C2=B1 12% +2215.1% 17039 =C2=B1 5% interrupts.CPU36.RE= S:Rescheduling_interrupts 6096 =C2=B1 28% -84.6% 938.33 =C2=B1 23% interrupts.CPU37.NM= I:Non-maskable_interrupts 6096 =C2=B1 28% -84.6% 938.33 =C2=B1 23% interrupts.CPU37.PM= I:Performance_monitoring_interrupts 544.00 =C2=B1 32% +2868.1% 16146 =C2=B1 3% interrupts.CPU37.RE= S:Rescheduling_interrupts 6099 =C2=B1 27% -83.6% 999.33 =C2=B1 28% interrupts.CPU38.NM= I:Non-maskable_interrupts 6099 =C2=B1 27% -83.6% 999.33 =C2=B1 28% interrupts.CPU38.PM= I:Performance_monitoring_interrupts 504.67 =C2=B1 5% +3152.8% 16416 =C2=B1 3% interrupts.CPU38.RE= S:Rescheduling_interrupts 6087 =C2=B1 28% -83.9% 978.67 =C2=B1 29% interrupts.CPU39.NM= I:Non-maskable_interrupts 6087 =C2=B1 28% -83.9% 978.67 =C2=B1 29% interrupts.CPU39.PM= I:Performance_monitoring_interrupts 872.33 =C2=B1 14% +1823.0% 16775 =C2=B1 6% interrupts.CPU39.RE= S:Rescheduling_interrupts 7337 -85.1% 1093 =C2=B1 3% interrupts.CPU4.NMI:Non-= maskable_interrupts 7337 -85.1% 1093 =C2=B1 3% interrupts.CPU4.PMI:Perf= ormance_monitoring_interrupts 1391 =C2=B1 23% +821.2% 12813 =C2=B1 18% interrupts.CPU4.RES= :Rescheduling_interrupts 6145 =C2=B1 28% -84.1% 976.33 =C2=B1 26% interrupts.CPU40.NM= I:Non-maskable_interrupts 6145 =C2=B1 28% -84.1% 976.33 =C2=B1 26% interrupts.CPU40.PM= I:Performance_monitoring_interrupts 590.33 =C2=B1 20% +2758.0% 16872 =C2=B1 6% interrupts.CPU40.RE= S:Rescheduling_interrupts 6050 =C2=B1 27% -86.9% 791.33 =C2=B1 41% interrupts.CPU41.NM= I:Non-maskable_interrupts 6050 =C2=B1 27% -86.9% 791.33 =C2=B1 41% interrupts.CPU41.PM= I:Performance_monitoring_interrupts 1070 =C2=B1 29% +1460.1% 16693 =C2=B1 3% interrupts.CPU41.RE= S:Rescheduling_interrupts 6085 =C2=B1 28% -87.0% 788.33 =C2=B1 41% interrupts.CPU42.NM= I:Non-maskable_interrupts 6085 =C2=B1 28% -87.0% 788.33 =C2=B1 41% interrupts.CPU42.PM= I:Performance_monitoring_interrupts 767.33 =C2=B1 14% +2130.1% 17112 =C2=B1 4% interrupts.CPU42.RE= S:Rescheduling_interrupts 6087 =C2=B1 28% -87.5% 760.00 =C2=B1 36% interrupts.CPU43.NM= I:Non-maskable_interrupts 6087 =C2=B1 28% -87.5% 760.00 =C2=B1 36% interrupts.CPU43.PM= I:Performance_monitoring_interrupts 949.00 =C2=B1 40% +1601.2% 16144 =C2=B1 5% interrupts.CPU43.RE= S:Rescheduling_interrupts 6087 =C2=B1 27% -87.2% 780.67 =C2=B1 29% interrupts.CPU44.NM= I:Non-maskable_interrupts 6087 =C2=B1 27% -87.2% 780.67 =C2=B1 29% interrupts.CPU44.PM= I:Performance_monitoring_interrupts 829.00 =C2=B1 9% +1879.8% 16412 =C2=B1 4% interrupts.CPU44.RE= S:Rescheduling_interrupts 6068 =C2=B1 28% -83.3% 1011 =C2=B1 28% interrupts.CPU45.NM= I:Non-maskable_interrupts 6068 =C2=B1 28% -83.3% 1011 =C2=B1 28% interrupts.CPU45.PM= I:Performance_monitoring_interrupts 744.67 =C2=B1 17% +2052.0% 16025 interrupts.CPU45.RES:Res= cheduling_interrupts 6084 =C2=B1 27% -84.0% 971.67 =C2=B1 28% interrupts.CPU46.NM= I:Non-maskable_interrupts 6084 =C2=B1 27% -84.0% 971.67 =C2=B1 28% interrupts.CPU46.PM= I:Performance_monitoring_interrupts 789.00 =C2=B1 29% +2001.5% 16581 =C2=B1 3% interrupts.CPU46.RE= S:Rescheduling_interrupts 7329 -85.9% 1031 =C2=B1 32% interrupts.CPU47.NMI:Non= -maskable_interrupts 7329 -85.9% 1031 =C2=B1 32% interrupts.CPU47.PMI:Per= formance_monitoring_interrupts 1152 =C2=B1 23% +1300.1% 16128 =C2=B1 2% interrupts.CPU47.RE= S:Rescheduling_interrupts 4861 =C2=B1 35% -82.0% 873.33 =C2=B1 26% interrupts.CPU48.NM= I:Non-maskable_interrupts 4861 =C2=B1 35% -82.0% 873.33 =C2=B1 26% interrupts.CPU48.PM= I:Performance_monitoring_interrupts 1966 =C2=B1 8% +743.2% 16579 interrupts.CPU48.RES:Res= cheduling_interrupts 4800 =C2=B1 37% -83.0% 818.33 =C2=B1 25% interrupts.CPU49.NM= I:Non-maskable_interrupts 4800 =C2=B1 37% -83.0% 818.33 =C2=B1 25% interrupts.CPU49.PM= I:Performance_monitoring_interrupts 2071 =C2=B1 16% +663.1% 15805 =C2=B1 8% interrupts.CPU49.RE= S:Rescheduling_interrupts 7268 -84.5% 1127 =C2=B1 13% interrupts.CPU5.NMI:Non-= maskable_interrupts 7268 -84.5% 1127 =C2=B1 13% interrupts.CPU5.PMI:Perf= ormance_monitoring_interrupts 1947 =C2=B1 28% +611.2% 13852 =C2=B1 12% interrupts.CPU5.RES= :Rescheduling_interrupts 4906 =C2=B1 35% -83.8% 794.33 =C2=B1 30% interrupts.CPU50.NM= I:Non-maskable_interrupts 4906 =C2=B1 35% -83.8% 794.33 =C2=B1 30% interrupts.CPU50.PM= I:Performance_monitoring_interrupts 1007 =C2=B1 29% +1518.4% 16302 =C2=B1 8% interrupts.CPU50.RE= S:Rescheduling_interrupts 4879 =C2=B1 34% -83.7% 793.33 =C2=B1 23% interrupts.CPU51.NM= I:Non-maskable_interrupts 4879 =C2=B1 34% -83.7% 793.33 =C2=B1 23% interrupts.CPU51.PM= I:Performance_monitoring_interrupts 1043 =C2=B1 35% +1353.4% 15164 =C2=B1 10% interrupts.CPU51.RE= S:Rescheduling_interrupts 4877 =C2=B1 34% -82.9% 835.00 =C2=B1 24% interrupts.CPU52.NM= I:Non-maskable_interrupts 4877 =C2=B1 34% -82.9% 835.00 =C2=B1 24% interrupts.CPU52.PM= I:Performance_monitoring_interrupts 1197 =C2=B1 27% +1185.0% 15389 =C2=B1 11% interrupts.CPU52.RE= S:Rescheduling_interrupts 4846 =C2=B1 35% -76.9% 1117 =C2=B1 7% interrupts.CPU53.NM= I:Non-maskable_interrupts 4846 =C2=B1 35% -76.9% 1117 =C2=B1 7% interrupts.CPU53.PM= I:Performance_monitoring_interrupts 1171 =C2=B1 49% +1123.8% 14330 =C2=B1 13% interrupts.CPU53.RE= S:Rescheduling_interrupts 4864 =C2=B1 35% -75.5% 1193 interrupts.CPU54.NMI:Non= -maskable_interrupts 4864 =C2=B1 35% -75.5% 1193 interrupts.CPU54.PMI:Per= formance_monitoring_interrupts 1096 =C2=B1 32% +1246.1% 14753 =C2=B1 23% interrupts.CPU54.RE= S:Rescheduling_interrupts 6080 =C2=B1 28% -80.4% 1193 interrupts.CPU55.NMI:Non= -maskable_interrupts 6080 =C2=B1 28% -80.4% 1193 interrupts.CPU55.PMI:Per= formance_monitoring_interrupts 1809 =C2=B1 80% +680.0% 14113 =C2=B1 31% interrupts.CPU55.RE= S:Rescheduling_interrupts 6081 =C2=B1 28% -80.7% 1174 interrupts.CPU56.NMI:Non= -maskable_interrupts 6081 =C2=B1 28% -80.7% 1174 interrupts.CPU56.PMI:Per= formance_monitoring_interrupts 819.67 =C2=B1 40% +1599.0% 13926 =C2=B1 26% interrupts.CPU56.RE= S:Rescheduling_interrupts 6095 =C2=B1 28% -81.1% 1154 =C2=B1 8% interrupts.CPU57.NM= I:Non-maskable_interrupts 6095 =C2=B1 28% -81.1% 1154 =C2=B1 8% interrupts.CPU57.PM= I:Performance_monitoring_interrupts 1084 =C2=B1 65% +1301.4% 15191 =C2=B1 13% interrupts.CPU57.RE= S:Rescheduling_interrupts 6063 =C2=B1 28% -81.1% 1146 =C2=B1 4% interrupts.CPU58.NM= I:Non-maskable_interrupts 6063 =C2=B1 28% -81.1% 1146 =C2=B1 4% interrupts.CPU58.PM= I:Performance_monitoring_interrupts 2905 =C2=B1 70% +411.5% 14859 =C2=B1 19% interrupts.CPU58.RE= S:Rescheduling_interrupts 6085 =C2=B1 27% -80.8% 1168 interrupts.CPU59.NMI:Non= -maskable_interrupts 6085 =C2=B1 27% -80.8% 1168 interrupts.CPU59.PMI:Per= formance_monitoring_interrupts 1656 =C2=B1 12% +797.3% 14862 =C2=B1 25% interrupts.CPU59.RE= S:Rescheduling_interrupts 7207 -84.2% 1141 =C2=B1 6% interrupts.CPU6.NMI:Non-= maskable_interrupts 7207 -84.2% 1141 =C2=B1 6% interrupts.CPU6.PMI:Perf= ormance_monitoring_interrupts 1571 =C2=B1 46% +763.2% 13560 =C2=B1 17% interrupts.CPU6.RES= :Rescheduling_interrupts 6087 =C2=B1 27% -82.0% 1095 =C2=B1 9% interrupts.CPU60.NM= I:Non-maskable_interrupts 6087 =C2=B1 27% -82.0% 1095 =C2=B1 9% interrupts.CPU60.PM= I:Performance_monitoring_interrupts 1489 =C2=B1 55% +858.3% 14275 =C2=B1 27% interrupts.CPU60.RE= S:Rescheduling_interrupts 6096 =C2=B1 27% -81.3% 1137 =C2=B1 7% interrupts.CPU61.NM= I:Non-maskable_interrupts 6096 =C2=B1 27% -81.3% 1137 =C2=B1 7% interrupts.CPU61.PM= I:Performance_monitoring_interrupts 938.33 =C2=B1 31% +1544.4% 15429 =C2=B1 13% interrupts.CPU61.RE= S:Rescheduling_interrupts 6095 =C2=B1 28% -81.8% 1110 =C2=B1 6% interrupts.CPU62.NM= I:Non-maskable_interrupts 6095 =C2=B1 28% -81.8% 1110 =C2=B1 6% interrupts.CPU62.PM= I:Performance_monitoring_interrupts 1148 =C2=B1 45% +1261.3% 15637 =C2=B1 7% interrupts.CPU62.RE= S:Rescheduling_interrupts 6079 =C2=B1 28% -81.0% 1153 =C2=B1 9% interrupts.CPU63.NM= I:Non-maskable_interrupts 6079 =C2=B1 28% -81.0% 1153 =C2=B1 9% interrupts.CPU63.PM= I:Performance_monitoring_interrupts 1052 =C2=B1 39% +1369.0% 15454 =C2=B1 8% interrupts.CPU63.RE= S:Rescheduling_interrupts 6066 =C2=B1 27% -82.8% 1042 =C2=B1 10% interrupts.CPU64.NM= I:Non-maskable_interrupts 6066 =C2=B1 27% -82.8% 1042 =C2=B1 10% interrupts.CPU64.PM= I:Performance_monitoring_interrupts 975.67 =C2=B1 44% +1509.5% 15703 =C2=B1 13% interrupts.CPU64.RE= S:Rescheduling_interrupts 7326 -84.1% 1164 interrupts.CPU65.NMI:Non-mask= able_interrupts 7326 -84.1% 1164 interrupts.CPU65.PMI:Performa= nce_monitoring_interrupts 1090 =C2=B1 45% +1254.6% 14765 =C2=B1 8% interrupts.CPU65.RE= S:Rescheduling_interrupts 7331 -83.4% 1213 =C2=B1 3% interrupts.CPU66.NMI:Non= -maskable_interrupts 7331 -83.4% 1213 =C2=B1 3% interrupts.CPU66.PMI:Per= formance_monitoring_interrupts 893.67 =C2=B1 31% +1426.7% 13643 =C2=B1 26% interrupts.CPU66.RE= S:Rescheduling_interrupts 7247 -86.1% 1005 =C2=B1 28% interrupts.CPU67.NMI:Non= -maskable_interrupts 7247 -86.1% 1005 =C2=B1 28% interrupts.CPU67.PMI:Per= formance_monitoring_interrupts 1590 =C2=B1 51% +760.9% 13691 =C2=B1 22% interrupts.CPU67.RE= S:Rescheduling_interrupts 7324 -87.3% 929.00 =C2=B1 26% interrupts.CPU68.NMI:Non= -maskable_interrupts 7324 -87.3% 929.00 =C2=B1 26% interrupts.CPU68.PMI:Per= formance_monitoring_interrupts 1576 =C2=B1 33% +897.8% 15732 =C2=B1 8% interrupts.CPU68.RE= S:Rescheduling_interrupts 7300 -87.1% 940.33 =C2=B1 27% interrupts.CPU69.NMI:Non= -maskable_interrupts 7300 -87.1% 940.33 =C2=B1 27% interrupts.CPU69.PMI:Per= formance_monitoring_interrupts 1569 =C2=B1 53% +841.6% 14774 =C2=B1 11% interrupts.CPU69.RE= S:Rescheduling_interrupts 201.67 =C2=B1 10% +518.5% 1247 =C2=B1 59% interrupts.CPU7.117= :PCI-MSI.1574919-edge.eth1-TxRx-7 7298 -84.9% 1105 =C2=B1 7% interrupts.CPU7.NMI:Non-= maskable_interrupts 7298 -84.9% 1105 =C2=B1 7% interrupts.CPU7.PMI:Perf= ormance_monitoring_interrupts 1055 =C2=B1 34% +1153.3% 13222 =C2=B1 16% interrupts.CPU7.RES= :Rescheduling_interrupts 7315 -87.7% 896.67 =C2=B1 27% interrupts.CPU70.NMI:Non= -maskable_interrupts 7315 -87.7% 896.67 =C2=B1 27% interrupts.CPU70.PMI:Per= formance_monitoring_interrupts 1354 =C2=B1 3% +1014.7% 15100 =C2=B1 8% interrupts.CPU70.RE= S:Rescheduling_interrupts 7205 -87.5% 902.67 =C2=B1 29% interrupts.CPU71.NMI:Non= -maskable_interrupts 7205 -87.5% 902.67 =C2=B1 29% interrupts.CPU71.PMI:Per= formance_monitoring_interrupts 1142 =C2=B1 48% +1241.5% 15329 =C2=B1 12% interrupts.CPU71.RE= S:Rescheduling_interrupts 7318 -87.8% 892.00 =C2=B1 30% interrupts.CPU72.NMI:Non= -maskable_interrupts 7318 -87.8% 892.00 =C2=B1 30% interrupts.CPU72.PMI:Per= formance_monitoring_interrupts 1860 =C2=B1 36% +606.7% 13145 =C2=B1 16% interrupts.CPU72.RE= S:Rescheduling_interrupts 7291 -88.2% 858.33 =C2=B1 37% interrupts.CPU73.NMI:Non= -maskable_interrupts 7291 -88.2% 858.33 =C2=B1 37% interrupts.CPU73.PMI:Per= formance_monitoring_interrupts 1708 =C2=B1 29% +615.3% 12220 =C2=B1 12% interrupts.CPU73.RE= S:Rescheduling_interrupts 7304 -88.6% 830.67 =C2=B1 32% interrupts.CPU74.NMI:Non= -maskable_interrupts 7304 -88.6% 830.67 =C2=B1 32% interrupts.CPU74.PMI:Per= formance_monitoring_interrupts 1379 =C2=B1 34% +923.1% 14115 =C2=B1 9% interrupts.CPU74.RE= S:Rescheduling_interrupts 7328 -88.0% 882.00 =C2=B1 30% interrupts.CPU75.NMI:Non= -maskable_interrupts 7328 -88.0% 882.00 =C2=B1 30% interrupts.CPU75.PMI:Per= formance_monitoring_interrupts 1682 =C2=B1 58% +719.8% 13789 =C2=B1 11% interrupts.CPU75.RE= S:Rescheduling_interrupts 7287 -87.4% 916.00 =C2=B1 32% interrupts.CPU76.NMI:Non= -maskable_interrupts 7287 -87.4% 916.00 =C2=B1 32% interrupts.CPU76.PMI:Per= formance_monitoring_interrupts 1693 =C2=B1 58% +734.5% 14133 =C2=B1 12% interrupts.CPU76.RE= S:Rescheduling_interrupts 7270 -83.7% 1183 =C2=B1 6% interrupts.CPU77.NMI:Non= -maskable_interrupts 7270 -83.7% 1183 =C2=B1 6% interrupts.CPU77.PMI:Per= formance_monitoring_interrupts 1321 =C2=B1 53% +924.5% 13541 =C2=B1 8% interrupts.CPU77.RE= S:Rescheduling_interrupts 7305 -86.0% 1021 =C2=B1 10% interrupts.CPU78.NMI:Non= -maskable_interrupts 7305 -86.0% 1021 =C2=B1 10% interrupts.CPU78.PMI:Per= formance_monitoring_interrupts 988.00 =C2=B1 33% +1179.9% 12645 =C2=B1 10% interrupts.CPU78.RE= S:Rescheduling_interrupts 7149 =C2=B1 3% -85.6% 1031 =C2=B1 13% interrupts.CPU79.NM= I:Non-maskable_interrupts 7149 =C2=B1 3% -85.6% 1031 =C2=B1 13% interrupts.CPU79.PM= I:Performance_monitoring_interrupts 2997 =C2=B1 84% +347.8% 13420 =C2=B1 5% interrupts.CPU79.RE= S:Rescheduling_interrupts 7278 -84.3% 1139 =C2=B1 3% interrupts.CPU8.NMI:Non-= maskable_interrupts 7278 -84.3% 1139 =C2=B1 3% interrupts.CPU8.PMI:Perf= ormance_monitoring_interrupts 1382 =C2=B1 31% +780.7% 12171 =C2=B1 27% interrupts.CPU8.RES= :Rescheduling_interrupts 7282 -85.4% 1059 =C2=B1 3% interrupts.CPU80.NMI:Non= -maskable_interrupts 7282 -85.4% 1059 =C2=B1 3% interrupts.CPU80.PMI:Per= formance_monitoring_interrupts 1199 =C2=B1 52% +929.4% 12349 =C2=B1 16% interrupts.CPU80.RE= S:Rescheduling_interrupts 7311 -87.5% 917.00 =C2=B1 27% interrupts.CPU81.NMI:Non= -maskable_interrupts 7311 -87.5% 917.00 =C2=B1 27% interrupts.CPU81.PMI:Per= formance_monitoring_interrupts 1425 =C2=B1 50% +823.9% 13169 =C2=B1 12% interrupts.CPU81.RE= S:Rescheduling_interrupts 7304 -84.0% 1167 =C2=B1 2% interrupts.CPU82.NMI:Non= -maskable_interrupts 7304 -84.0% 1167 =C2=B1 2% interrupts.CPU82.PMI:Per= formance_monitoring_interrupts 1239 =C2=B1 10% +901.4% 12413 =C2=B1 6% interrupts.CPU82.RE= S:Rescheduling_interrupts 7265 -84.2% 1145 =C2=B1 3% interrupts.CPU83.NMI:Non= -maskable_interrupts 7265 -84.2% 1145 =C2=B1 3% interrupts.CPU83.PMI:Per= formance_monitoring_interrupts 1049 =C2=B1 46% +1131.8% 12929 =C2=B1 11% interrupts.CPU83.RE= S:Rescheduling_interrupts 7285 -84.8% 1107 =C2=B1 7% interrupts.CPU84.NMI:Non= -maskable_interrupts 7285 -84.8% 1107 =C2=B1 7% interrupts.CPU84.PMI:Per= formance_monitoring_interrupts 1135 =C2=B1 36% +1035.9% 12896 =C2=B1 10% interrupts.CPU84.RE= S:Rescheduling_interrupts 7309 -84.2% 1152 =C2=B1 4% interrupts.CPU85.NMI:Non= -maskable_interrupts 7309 -84.2% 1152 =C2=B1 4% interrupts.CPU85.PMI:Per= formance_monitoring_interrupts 2439 =C2=B1 72% +438.4% 13134 =C2=B1 14% interrupts.CPU85.RE= S:Rescheduling_interrupts 7289 -85.7% 1043 =C2=B1 8% interrupts.CPU86.NMI:Non= -maskable_interrupts 7289 -85.7% 1043 =C2=B1 8% interrupts.CPU86.PMI:Per= formance_monitoring_interrupts 1480 =C2=B1 52% +851.0% 14078 =C2=B1 5% interrupts.CPU86.RE= S:Rescheduling_interrupts 7329 -86.4% 995.33 =C2=B1 14% interrupts.CPU87.NMI:Non= -maskable_interrupts 7329 -86.4% 995.33 =C2=B1 14% interrupts.CPU87.PMI:Per= formance_monitoring_interrupts 1237 =C2=B1 56% +1018.2% 13835 =C2=B1 5% interrupts.CPU87.RE= S:Rescheduling_interrupts 7289 -86.4% 993.33 =C2=B1 10% interrupts.CPU88.NMI:Non= -maskable_interrupts 7289 -86.4% 993.33 =C2=B1 10% interrupts.CPU88.PMI:Per= formance_monitoring_interrupts 913.33 =C2=B1 48% +1335.0% 13106 =C2=B1 13% interrupts.CPU88.RE= S:Rescheduling_interrupts 7302 -87.2% 935.33 =C2=B1 7% interrupts.CPU89.NMI:Non= -maskable_interrupts 7302 -87.2% 935.33 =C2=B1 7% interrupts.CPU89.PMI:Per= formance_monitoring_interrupts 1116 =C2=B1 41% +1056.7% 12917 =C2=B1 10% interrupts.CPU89.RE= S:Rescheduling_interrupts 7244 -83.6% 1185 =C2=B1 2% interrupts.CPU9.NMI:Non-= maskable_interrupts 7244 -83.6% 1185 =C2=B1 2% interrupts.CPU9.PMI:Perf= ormance_monitoring_interrupts 1888 =C2=B1 61% +626.9% 13726 =C2=B1 21% interrupts.CPU9.RES= :Rescheduling_interrupts 7308 -86.2% 1009 =C2=B1 4% interrupts.CPU90.NMI:Non= -maskable_interrupts 7308 -86.2% 1009 =C2=B1 4% interrupts.CPU90.PMI:Per= formance_monitoring_interrupts 1346 =C2=B1 44% +931.6% 13885 =C2=B1 13% interrupts.CPU90.RE= S:Rescheduling_interrupts 7307 -87.3% 930.00 =C2=B1 27% interrupts.CPU91.NMI:Non= -maskable_interrupts 7307 -87.3% 930.00 =C2=B1 27% interrupts.CPU91.PMI:Per= formance_monitoring_interrupts 1213 =C2=B1 24% +983.2% 13146 =C2=B1 14% interrupts.CPU91.RE= S:Rescheduling_interrupts 7213 -84.4% 1125 =C2=B1 4% interrupts.CPU92.NMI:Non= -maskable_interrupts 7213 -84.4% 1125 =C2=B1 4% interrupts.CPU92.PMI:Per= formance_monitoring_interrupts 1004 =C2=B1 36% +1035.6% 11401 =C2=B1 13% interrupts.CPU92.RE= S:Rescheduling_interrupts 7290 -88.3% 853.67 =C2=B1 18% interrupts.CPU93.NMI:Non= -maskable_interrupts 7290 -88.3% 853.67 =C2=B1 18% interrupts.CPU93.PMI:Per= formance_monitoring_interrupts 1451 =C2=B1 38% +731.7% 12074 =C2=B1 5% interrupts.CPU93.RE= S:Rescheduling_interrupts 7329 -88.2% 863.33 =C2=B1 20% interrupts.CPU94.NMI:Non= -maskable_interrupts 7329 -88.2% 863.33 =C2=B1 20% interrupts.CPU94.PMI:Per= formance_monitoring_interrupts 1077 =C2=B1 29% +998.3% 11836 =C2=B1 12% interrupts.CPU94.RE= S:Rescheduling_interrupts 7315 -88.1% 873.33 =C2=B1 27% interrupts.CPU95.NMI:Non= -maskable_interrupts 7315 -88.1% 873.33 =C2=B1 27% interrupts.CPU95.PMI:Per= formance_monitoring_interrupts 4406 =C2=B1 12% +112.5% 9364 =C2=B1 3% interrupts.CPU95.RE= S:Rescheduling_interrupts 7304 -87.2% 937.33 =C2=B1 29% interrupts.CPU96.NMI:Non= -maskable_interrupts 7304 -87.2% 937.33 =C2=B1 29% interrupts.CPU96.PMI:Per= formance_monitoring_interrupts 2450 =C2=B1 64% +467.4% 13903 =C2=B1 6% interrupts.CPU96.RE= S:Rescheduling_interrupts 7240 -86.8% 959.33 =C2=B1 29% interrupts.CPU97.NMI:Non= -maskable_interrupts 7240 -86.8% 959.33 =C2=B1 29% interrupts.CPU97.PMI:Per= formance_monitoring_interrupts 1772 =C2=B1 65% +682.0% 13857 =C2=B1 11% interrupts.CPU97.RE= S:Rescheduling_interrupts 7297 -86.6% 980.00 =C2=B1 26% interrupts.CPU98.NMI:Non= -maskable_interrupts 7297 -86.6% 980.00 =C2=B1 26% interrupts.CPU98.PMI:Per= formance_monitoring_interrupts 2250 =C2=B1 40% +507.6% 13671 =C2=B1 13% interrupts.CPU98.RE= S:Rescheduling_interrupts 7256 -87.1% 938.67 =C2=B1 26% interrupts.CPU99.NMI:Non= -maskable_interrupts 7256 -87.1% 938.67 =C2=B1 26% interrupts.CPU99.PMI:Per= formance_monitoring_interrupts 1624 =C2=B1 38% +848.4% 15405 =C2=B1 8% interrupts.CPU99.RE= S:Rescheduling_interrupts 354.00 =C2=B1 4% -98.4% 5.67 =C2=B1 16% interrupts.IWI:IRQ_= work_interrupts 1270621 =C2=B1 3% -84.2% 200566 =C2=B1 2% interrupts.NMI:Non-= maskable_interrupts 1270621 =C2=B1 3% -84.2% 200566 =C2=B1 2% interrupts.PMI:Perf= ormance_monitoring_interrupts 245359 =C2=B1 2% +1031.2% 2775515 =C2=B1 3% interrupts.RES:Resc= heduling_interrupts 1455 =C2=B1 11% -66.7% 485.33 =C2=B1 29% interrupts.TLB:TLB_= shootdowns = = vm-scalability.time.user_time = = = = 2500 +-+-----------------------------------------------------------------= -+ = |..+..+..+..+.+..+..+ + +.+..+..+..+ + + + = | = | : : : : : : : = | = 2000 +-+ : : : : : : : = :| = | : : : : : : : : : = :| = | : : : : : : : : : = :| = 1500 +-+ : : : : : : : : : = :| = | : : : : : : : : : = :| = 1000 +-+ : : O : : : : : : : := | = O O O O : : : : O O O : : O :O: O O :O:= O = | : : : : : : : : : := | = 500 +-+ : : : : : : : : : := | = | : : : : : : = | = | : : : : : : = | = 0 +-+O-----O--O----O-----O--O-----O----O-----O-----O----------O-------= -+ = = = = = = vm-scalability.time.system_time = = = = 80000 +-+----------------------------------------------------------------= -+ = | = | = 70000 +-++..+..+.+..+..+..+ + +..+..+..+.+ + +..+.+ = | = 60000 +-+ : : : : : : : = | = | : :: : : :: : : = | = 50000 +-+ : :: : : : : : : = :| = | : : : : : : : : : = :| = 40000 +-+ : : : : : : : : : = :| = | : : : : : : : : : = :| = 30000 +-+ : : : : : : : : : := | = 20000 +-+ : : : : : : : : : := | = | : : : : : : : : : := | = 10000 +-+ : : :: :: :: ::= | = | : : : : : : = | = 0 O-+O--O--O-O--O--O--O--O--O-O--O--O--O--O--O-O--O--O--O--O--O-O--O-= -O = = = = = = vm-scalability.time.percent_of_cpu_this_job_got = = = = 20000 +-+----------------------------------------------------------------= -+ = 18000 +-++..+..+.+..+..+..+ + +..+..+..+.+ + +..+.+ = | = | : : : : : : : = | = 16000 +-+ : : : : : : : = | = 14000 +-+ : :: : : : : : : = :| = | : : : : : : : : : = :| = 12000 +-+ : : : : : : : : : = :| = 10000 +-+ : : : : : : : : : = :| = 8000 +-+ : : : : : : : : : := | = | : : : : : : : : : := | = 6000 +-+ : : : : : : : : : := | = 4000 +-+ : : : : : : : : : := | = | : : : : : : = | = 2000 +-+ O : : O : O O O : O O O O = O = 0 O-+O--O--O-O--O--O-----O--O----O-----O-----O----O--------O--O------= -+ = = = = = = vm-scalability.time.minor_page_faults = = = = 8e+08 +-+----------------------------------------------------------------= -+ = |..+. + +..+..+ + +. +. + + : : = | = 7e+08 +-+ : : : : : : : = | = 6e+08 +-+ : : : : : : : = :| = | : :: : : : : : O: = :| = 5e+08 +-+ O: :O: :O O O: :O: O : : O = :O = O O O : : : : : : : :O : = :| = 4e+08 +-+ : : : : : : : : : = :| = | : : : : : : : : : := | = 3e+08 +-+ : : : : : : : : : := | = 2e+08 +-+ : : : : : : : : : := | = | : : : : : : : : : := | = 1e+08 +-+ : : : : : : = | = | : : : : : : = | = 0 +-+O-----O-O-----O-----O--O----O-----O-----O----O-----------O------= -+ = = = = = = vm-scalability.time.involuntary_context_switches = = = = 45000 +-+----------------------------------------------------------------= -+ = | +..+..+.+..+..+. : + +..+..+..+.+ + = | = 40000 +-+ : : : : + :: = | = 35000 +-+ : : : : : :: = | = | : :: : : :: : : = | = 30000 +-+ : : : : : : : : : = | = 25000 +-+ : : : : : : : : +.+ = | = | : : : : : : : : : = | = 20000 +-+ : : : : : : : : : = :| = 15000 +-+ : : : : : : : : : = :| = | : : : : : : : : : = :| = 10000 +-+ : : : : : : : : : := | = 5000 +-+ : : O : :: : : := | = O O O O : : : O O O : O O O O O = O = 0 +-+O-----O-O-----O-----O--O----O-----O-----O----O-----------O------= -+ = = = = = = vm-scalability.throughput = = = = 1.2e+07 +-+--------------------------------------------------------------= -+ = |..+..+.+. +..+.+ + +. + + + : : = | = 1e+07 +-+ : : : : : : : = | = | : : : : : : : = :| = | : :: : : :: : O: = :| = 8e+06 +-+ O: :O: :O O O: :O:O : :O = :O = O O O : : : : : : : :O : = :| = 6e+06 +-+ : : : : : : : : : = :| = | : : : : : : : : : := | = 4e+06 +-+ : : : : : : : : : := | = | : : : : : : : : : := | = | : : :: : : :: ::= | = 2e+06 +-+ : : : : : : = | = | : : : : : : = | = 0 +-+O----O--O-----O----O--O----O-----O----O-----O----------O------= -+ = = = = = = vm-scalability.median = = = = 70000 +-+----------------------------------------------------------------= -+ = | = | = 60000 +-++..+..+.+..+..+..+ + +..+..+..+.+ + +..+.+ = | = | : : : : : : : = | = 50000 +-+ : :: : : :: : : = | = | : :: : : : : : O: = :| = 40000 +-+ O: :O: :O O O: :O: O : : O = :O = O O O : : : : : : : :O : = :| = 30000 +-+ : : : : : : : : : = :| = | : : : : : : : : : := | = 20000 +-+ : : : : : : : : : := | = | : : : : : : : : : := | = 10000 +-+ : : :: :: :: ::= | = | : : : : : : = | = 0 +-+O-----O-O-----O-----O--O----O-----O-----O----O-----------O------= -+ = = = = = = vm-scalability.workload = = = = 4e+09 +-+--------------------------------------------------------------= -+ = | = | = 3.5e+09 +-++..+.+..+..+..+.+ + +..+..+.+..+ + +..+..+ = | = 3e+09 +-+ : : : : : : : = | = | : : : : : : : = | = 2.5e+09 +-+ : : : : : : : : O: = :| = | O: :O: :O O O: :O:O : :O = :O = 2e+09 O-+ O O : : : : : : : :O : = :| = | : : : : : : : : : = :| = 1.5e+09 +-+ : : : : : : : : : := | = 1e+09 +-+ : : : : : : : : : := | = | : : :: : : :: ::= | = 5e+08 +-+ : : :: :: :: ::= | = | : : : : : : = | = 0 +-+O----O--O-----O----O--O----O-----O----O-----O----------O------= -+ = = = = = [*] bisect-good sample [O] bisect-bad sample Disclaimer: Results have been estimated based on internal Intel analysis and are provid= ed for informational purposes only. Any difference in system hardware or softw= are design or configuration may affect actual performance. Thanks, Rong Chen --===============2088503907935385343== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="config-5.1.0-rc4-00076-ge597107" IwojIEF1dG9tYXRpY2FsbHkgZ2VuZXJhdGVkIGZpbGU7IERPIE5PVCBFRElULgojIExpbnV4L3g4 Nl82NCA1LjEuMC1yYzQgS2VybmVsIENvbmZpZ3VyYXRpb24KIwoKIwojIENvbXBpbGVyOiBnY2Mt NyAoRGViaWFuIDcuMy4wLTEpIDcuMy4wCiMKQ09ORklHX0NDX0lTX0dDQz15CkNPTkZJR19HQ0Nf VkVSU0lPTj03MDMwMApDT05GSUdfQ0xBTkdfVkVSU0lPTj0wCkNPTkZJR19DQ19IQVNfQVNNX0dP VE89eQpDT05GSUdfQ0NfSEFTX1dBUk5fTUFZQkVfVU5JTklUSUFMSVpFRD15CkNPTkZJR19JUlFf V09SSz15CkNPTkZJR19CVUlMRFRJTUVfRVhUQUJMRV9TT1JUPXkKQ09ORklHX1RIUkVBRF9JTkZP X0lOX1RBU0s9eQoKIwojIEdlbmVyYWwgc2V0dXAKIwpDT05GSUdfSU5JVF9FTlZfQVJHX0xJTUlU PTMyCiMgQ09ORklHX0NPTVBJTEVfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19MT0NBTFZFUlNJT049 IiIKQ09ORklHX0xPQ0FMVkVSU0lPTl9BVVRPPXkKQ09ORklHX0JVSUxEX1NBTFQ9IiIKQ09ORklH X0hBVkVfS0VSTkVMX0daSVA9eQpDT05GSUdfSEFWRV9LRVJORUxfQlpJUDI9eQpDT05GSUdfSEFW RV9LRVJORUxfTFpNQT15CkNPTkZJR19IQVZFX0tFUk5FTF9YWj15CkNPTkZJR19IQVZFX0tFUk5F TF9MWk89eQpDT05GSUdfSEFWRV9LRVJORUxfTFo0PXkKQ09ORklHX0tFUk5FTF9HWklQPXkKIyBD T05GSUdfS0VSTkVMX0JaSVAyIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX0xaTUEgaXMgbm90 IHNldAojIENPTkZJR19LRVJORUxfWFogaXMgbm90IHNldAojIENPTkZJR19LRVJORUxfTFpPIGlz IG5vdCBzZXQKIyBDT05GSUdfS0VSTkVMX0xaNCBpcyBub3Qgc2V0CkNPTkZJR19ERUZBVUxUX0hP U1ROQU1FPSIobm9uZSkiCkNPTkZJR19TV0FQPXkKQ09ORklHX1NZU1ZJUEM9eQpDT05GSUdfU1lT VklQQ19TWVNDVEw9eQpDT05GSUdfUE9TSVhfTVFVRVVFPXkKQ09ORklHX1BPU0lYX01RVUVVRV9T WVNDVEw9eQpDT05GSUdfQ1JPU1NfTUVNT1JZX0FUVEFDSD15CkNPTkZJR19VU0VMSUI9eQpDT05G SUdfQVVESVQ9eQpDT05GSUdfSEFWRV9BUkNIX0FVRElUU1lTQ0FMTD15CkNPTkZJR19BVURJVFNZ U0NBTEw9eQoKIwojIElSUSBzdWJzeXN0ZW0KIwpDT05GSUdfR0VORVJJQ19JUlFfUFJPQkU9eQpD T05GSUdfR0VORVJJQ19JUlFfU0hPVz15CkNPTkZJR19HRU5FUklDX0lSUV9FRkZFQ1RJVkVfQUZG X01BU0s9eQpDT05GSUdfR0VORVJJQ19QRU5ESU5HX0lSUT15CkNPTkZJR19HRU5FUklDX0lSUV9N SUdSQVRJT049eQpDT05GSUdfSVJRX0RPTUFJTj15CkNPTkZJR19JUlFfU0lNPXkKQ09ORklHX0lS UV9ET01BSU5fSElFUkFSQ0hZPXkKQ09ORklHX0dFTkVSSUNfTVNJX0lSUT15CkNPTkZJR19HRU5F UklDX01TSV9JUlFfRE9NQUlOPXkKQ09ORklHX0dFTkVSSUNfSVJRX01BVFJJWF9BTExPQ0FUT1I9 eQpDT05GSUdfR0VORVJJQ19JUlFfUkVTRVJWQVRJT05fTU9ERT15CkNPTkZJR19JUlFfRk9SQ0VE X1RIUkVBRElORz15CkNPTkZJR19TUEFSU0VfSVJRPXkKIyBDT05GSUdfR0VORVJJQ19JUlFfREVC VUdGUyBpcyBub3Qgc2V0CkNPTkZJR19DTE9DS1NPVVJDRV9XQVRDSERPRz15CkNPTkZJR19BUkNI X0NMT0NLU09VUkNFX0RBVEE9eQpDT05GSUdfQVJDSF9DTE9DS1NPVVJDRV9JTklUPXkKQ09ORklH X0NMT0NLU09VUkNFX1ZBTElEQVRFX0xBU1RfQ1lDTEU9eQpDT05GSUdfR0VORVJJQ19USU1FX1ZT WVNDQUxMPXkKQ09ORklHX0dFTkVSSUNfQ0xPQ0tFVkVOVFM9eQpDT05GSUdfR0VORVJJQ19DTE9D S0VWRU5UU19CUk9BRENBU1Q9eQpDT05GSUdfR0VORVJJQ19DTE9DS0VWRU5UU19NSU5fQURKVVNU PXkKQ09ORklHX0dFTkVSSUNfQ01PU19VUERBVEU9eQoKIwojIFRpbWVycyBzdWJzeXN0ZW0KIwpD T05GSUdfVElDS19PTkVTSE9UPXkKQ09ORklHX05PX0haX0NPTU1PTj15CiMgQ09ORklHX0haX1BF UklPRElDIGlzIG5vdCBzZXQKIyBDT05GSUdfTk9fSFpfSURMRSBpcyBub3Qgc2V0CkNPTkZJR19O T19IWl9GVUxMPXkKQ09ORklHX0NPTlRFWFRfVFJBQ0tJTkc9eQojIENPTkZJR19DT05URVhUX1RS QUNLSU5HX0ZPUkNFIGlzIG5vdCBzZXQKQ09ORklHX05PX0haPXkKQ09ORklHX0hJR0hfUkVTX1RJ TUVSUz15CiMgQ09ORklHX1BSRUVNUFRfTk9ORSBpcyBub3Qgc2V0CkNPTkZJR19QUkVFTVBUX1ZP TFVOVEFSWT15CiMgQ09ORklHX1BSRUVNUFQgaXMgbm90IHNldApDT05GSUdfUFJFRU1QVF9DT1VO VD15CgojCiMgQ1BVL1Rhc2sgdGltZSBhbmQgc3RhdHMgYWNjb3VudGluZwojCkNPTkZJR19WSVJU X0NQVV9BQ0NPVU5USU5HPXkKQ09ORklHX1ZJUlRfQ1BVX0FDQ09VTlRJTkdfR0VOPXkKIyBDT05G SUdfSVJRX1RJTUVfQUNDT1VOVElORyBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX1NDSEVEX0FWR19J UlE9eQpDT05GSUdfQlNEX1BST0NFU1NfQUNDVD15CkNPTkZJR19CU0RfUFJPQ0VTU19BQ0NUX1Yz PXkKQ09ORklHX1RBU0tTVEFUUz15CkNPTkZJR19UQVNLX0RFTEFZX0FDQ1Q9eQpDT05GSUdfVEFT S19YQUNDVD15CkNPTkZJR19UQVNLX0lPX0FDQ09VTlRJTkc9eQojIENPTkZJR19QU0kgaXMgbm90 IHNldApDT05GSUdfQ1BVX0lTT0xBVElPTj15CgojCiMgUkNVIFN1YnN5c3RlbQojCkNPTkZJR19U UkVFX1JDVT15CiMgQ09ORklHX1JDVV9FWFBFUlQgaXMgbm90IHNldApDT05GSUdfU1JDVT15CkNP TkZJR19UUkVFX1NSQ1U9eQpDT05GSUdfVEFTS1NfUkNVPXkKQ09ORklHX1JDVV9TVEFMTF9DT01N T049eQpDT05GSUdfUkNVX05FRURfU0VHQ0JMSVNUPXkKQ09ORklHX1JDVV9OT0NCX0NQVT15CkNP TkZJR19CVUlMRF9CSU4yQz15CkNPTkZJR19JS0NPTkZJRz15CkNPTkZJR19JS0NPTkZJR19QUk9D PXkKQ09ORklHX0xPR19CVUZfU0hJRlQ9MjAKQ09ORklHX0xPR19DUFVfTUFYX0JVRl9TSElGVD0x MgpDT05GSUdfUFJJTlRLX1NBRkVfTE9HX0JVRl9TSElGVD0xMwpDT05GSUdfSEFWRV9VTlNUQUJM RV9TQ0hFRF9DTE9DSz15CkNPTkZJR19BUkNIX1NVUFBPUlRTX05VTUFfQkFMQU5DSU5HPXkKQ09O RklHX0FSQ0hfV0FOVF9CQVRDSEVEX1VOTUFQX1RMQl9GTFVTSD15CkNPTkZJR19BUkNIX1NVUFBP UlRTX0lOVDEyOD15CkNPTkZJR19OVU1BX0JBTEFOQ0lORz15CkNPTkZJR19OVU1BX0JBTEFOQ0lO R19ERUZBVUxUX0VOQUJMRUQ9eQpDT05GSUdfQ0dST1VQUz15CkNPTkZJR19QQUdFX0NPVU5URVI9 eQpDT05GSUdfTUVNQ0c9eQpDT05GSUdfTUVNQ0dfU1dBUD15CkNPTkZJR19NRU1DR19TV0FQX0VO QUJMRUQ9eQpDT05GSUdfTUVNQ0dfS01FTT15CkNPTkZJR19CTEtfQ0dST1VQPXkKIyBDT05GSUdf REVCVUdfQkxLX0NHUk9VUCBpcyBub3Qgc2V0CkNPTkZJR19DR1JPVVBfV1JJVEVCQUNLPXkKQ09O RklHX0NHUk9VUF9TQ0hFRD15CkNPTkZJR19GQUlSX0dST1VQX1NDSEVEPXkKQ09ORklHX0NGU19C QU5EV0lEVEg9eQpDT05GSUdfUlRfR1JPVVBfU0NIRUQ9eQpDT05GSUdfQ0dST1VQX1BJRFM9eQpD T05GSUdfQ0dST1VQX1JETUE9eQpDT05GSUdfQ0dST1VQX0ZSRUVaRVI9eQpDT05GSUdfQ0dST1VQ X0hVR0VUTEI9eQpDT05GSUdfQ1BVU0VUUz15CkNPTkZJR19QUk9DX1BJRF9DUFVTRVQ9eQpDT05G SUdfQ0dST1VQX0RFVklDRT15CkNPTkZJR19DR1JPVVBfQ1BVQUNDVD15CkNPTkZJR19DR1JPVVBf UEVSRj15CkNPTkZJR19DR1JPVVBfQlBGPXkKIyBDT05GSUdfQ0dST1VQX0RFQlVHIGlzIG5vdCBz ZXQKQ09ORklHX1NPQ0tfQ0dST1VQX0RBVEE9eQpDT05GSUdfTkFNRVNQQUNFUz15CkNPTkZJR19V VFNfTlM9eQpDT05GSUdfSVBDX05TPXkKQ09ORklHX1VTRVJfTlM9eQpDT05GSUdfUElEX05TPXkK Q09ORklHX05FVF9OUz15CkNPTkZJR19DSEVDS1BPSU5UX1JFU1RPUkU9eQpDT05GSUdfU0NIRURf QVVUT0dST1VQPXkKIyBDT05GSUdfU1lTRlNfREVQUkVDQVRFRCBpcyBub3Qgc2V0CkNPTkZJR19S RUxBWT15CkNPTkZJR19CTEtfREVWX0lOSVRSRD15CkNPTkZJR19JTklUUkFNRlNfU09VUkNFPSIi CkNPTkZJR19SRF9HWklQPXkKQ09ORklHX1JEX0JaSVAyPXkKQ09ORklHX1JEX0xaTUE9eQpDT05G SUdfUkRfWFo9eQpDT05GSUdfUkRfTFpPPXkKQ09ORklHX1JEX0xaND15CkNPTkZJR19DQ19PUFRJ TUlaRV9GT1JfUEVSRk9STUFOQ0U9eQojIENPTkZJR19DQ19PUFRJTUlaRV9GT1JfU0laRSBpcyBu b3Qgc2V0CkNPTkZJR19TWVNDVEw9eQpDT05GSUdfQU5PTl9JTk9ERVM9eQpDT05GSUdfSEFWRV9V SUQxNj15CkNPTkZJR19TWVNDVExfRVhDRVBUSU9OX1RSQUNFPXkKQ09ORklHX0hBVkVfUENTUEtS X1BMQVRGT1JNPXkKQ09ORklHX0JQRj15CkNPTkZJR19FWFBFUlQ9eQpDT05GSUdfVUlEMTY9eQpD T05GSUdfTVVMVElVU0VSPXkKQ09ORklHX1NHRVRNQVNLX1NZU0NBTEw9eQpDT05GSUdfU1lTRlNf U1lTQ0FMTD15CiMgQ09ORklHX1NZU0NUTF9TWVNDQUxMIGlzIG5vdCBzZXQKQ09ORklHX0ZIQU5E TEU9eQpDT05GSUdfUE9TSVhfVElNRVJTPXkKQ09ORklHX1BSSU5USz15CkNPTkZJR19QUklOVEtf Tk1JPXkKQ09ORklHX0JVRz15CkNPTkZJR19FTEZfQ09SRT15CkNPTkZJR19QQ1NQS1JfUExBVEZP Uk09eQpDT05GSUdfQkFTRV9GVUxMPXkKQ09ORklHX0ZVVEVYPXkKQ09ORklHX0ZVVEVYX1BJPXkK Q09ORklHX0VQT0xMPXkKQ09ORklHX1NJR05BTEZEPXkKQ09ORklHX1RJTUVSRkQ9eQpDT05GSUdf RVZFTlRGRD15CkNPTkZJR19TSE1FTT15CkNPTkZJR19BSU89eQpDT05GSUdfSU9fVVJJTkc9eQpD T05GSUdfQURWSVNFX1NZU0NBTExTPXkKQ09ORklHX01FTUJBUlJJRVI9eQpDT05GSUdfS0FMTFNZ TVM9eQpDT05GSUdfS0FMTFNZTVNfQUxMPXkKQ09ORklHX0tBTExTWU1TX0FCU09MVVRFX1BFUkNQ VT15CkNPTkZJR19LQUxMU1lNU19CQVNFX1JFTEFUSVZFPXkKQ09ORklHX0JQRl9TWVNDQUxMPXkK Q09ORklHX0JQRl9KSVRfQUxXQVlTX09OPXkKQ09ORklHX1VTRVJGQVVMVEZEPXkKQ09ORklHX0FS Q0hfSEFTX01FTUJBUlJJRVJfU1lOQ19DT1JFPXkKQ09ORklHX1JTRVE9eQojIENPTkZJR19ERUJV R19SU0VRIGlzIG5vdCBzZXQKQ09ORklHX0VNQkVEREVEPXkKQ09ORklHX0hBVkVfUEVSRl9FVkVO VFM9eQojIENPTkZJR19QQzEwNCBpcyBub3Qgc2V0CgojCiMgS2VybmVsIFBlcmZvcm1hbmNlIEV2 ZW50cyBBbmQgQ291bnRlcnMKIwpDT05GSUdfUEVSRl9FVkVOVFM9eQojIENPTkZJR19ERUJVR19Q RVJGX1VTRV9WTUFMTE9DIGlzIG5vdCBzZXQKQ09ORklHX1ZNX0VWRU5UX0NPVU5URVJTPXkKQ09O RklHX1NMVUJfREVCVUc9eQojIENPTkZJR19TTFVCX01FTUNHX1NZU0ZTX09OIGlzIG5vdCBzZXQK IyBDT05GSUdfQ09NUEFUX0JSSyBpcyBub3Qgc2V0CiMgQ09ORklHX1NMQUIgaXMgbm90IHNldApD T05GSUdfU0xVQj15CiMgQ09ORklHX1NMT0IgaXMgbm90IHNldApDT05GSUdfU0xBQl9NRVJHRV9E RUZBVUxUPXkKIyBDT05GSUdfU0xBQl9GUkVFTElTVF9SQU5ET00gaXMgbm90IHNldAojIENPTkZJ R19TTEFCX0ZSRUVMSVNUX0hBUkRFTkVEIGlzIG5vdCBzZXQKQ09ORklHX1NMVUJfQ1BVX1BBUlRJ QUw9eQpDT05GSUdfU1lTVEVNX0RBVEFfVkVSSUZJQ0FUSU9OPXkKQ09ORklHX1BST0ZJTElORz15 CkNPTkZJR19UUkFDRVBPSU5UUz15CkNPTkZJR182NEJJVD15CkNPTkZJR19YODZfNjQ9eQpDT05G SUdfWDg2PXkKQ09ORklHX0lOU1RSVUNUSU9OX0RFQ09ERVI9eQpDT05GSUdfT1VUUFVUX0ZPUk1B VD0iZWxmNjQteDg2LTY0IgpDT05GSUdfQVJDSF9ERUZDT05GSUc9ImFyY2gveDg2L2NvbmZpZ3Mv eDg2XzY0X2RlZmNvbmZpZyIKQ09ORklHX0xPQ0tERVBfU1VQUE9SVD15CkNPTkZJR19TVEFDS1RS QUNFX1NVUFBPUlQ9eQpDT05GSUdfTU1VPXkKQ09ORklHX0FSQ0hfTU1BUF9STkRfQklUU19NSU49 MjgKQ09ORklHX0FSQ0hfTU1BUF9STkRfQklUU19NQVg9MzIKQ09ORklHX0FSQ0hfTU1BUF9STkRf Q09NUEFUX0JJVFNfTUlOPTgKQ09ORklHX0FSQ0hfTU1BUF9STkRfQ09NUEFUX0JJVFNfTUFYPTE2 CkNPTkZJR19HRU5FUklDX0lTQV9ETUE9eQpDT05GSUdfR0VORVJJQ19CVUc9eQpDT05GSUdfR0VO RVJJQ19CVUdfUkVMQVRJVkVfUE9JTlRFUlM9eQpDT05GSUdfR0VORVJJQ19IV0VJR0hUPXkKQ09O RklHX0FSQ0hfTUFZX0hBVkVfUENfRkRDPXkKQ09ORklHX0dFTkVSSUNfQ0FMSUJSQVRFX0RFTEFZ PXkKQ09ORklHX0FSQ0hfSEFTX0NQVV9SRUxBWD15CkNPTkZJR19BUkNIX0hBU19DQUNIRV9MSU5F X1NJWkU9eQpDT05GSUdfQVJDSF9IQVNfRklMVEVSX1BHUFJPVD15CkNPTkZJR19IQVZFX1NFVFVQ X1BFUl9DUFVfQVJFQT15CkNPTkZJR19ORUVEX1BFUl9DUFVfRU1CRURfRklSU1RfQ0hVTks9eQpD T05GSUdfTkVFRF9QRVJfQ1BVX1BBR0VfRklSU1RfQ0hVTks9eQpDT05GSUdfQVJDSF9ISUJFUk5B VElPTl9QT1NTSUJMRT15CkNPTkZJR19BUkNIX1NVU1BFTkRfUE9TU0lCTEU9eQpDT05GSUdfQVJD SF9XQU5UX0hVR0VfUE1EX1NIQVJFPXkKQ09ORklHX0FSQ0hfV0FOVF9HRU5FUkFMX0hVR0VUTEI9 eQpDT05GSUdfWk9ORV9ETUEzMj15CkNPTkZJR19BVURJVF9BUkNIPXkKQ09ORklHX0FSQ0hfU1VQ UE9SVFNfT1BUSU1JWkVEX0lOTElOSU5HPXkKQ09ORklHX0FSQ0hfU1VQUE9SVFNfREVCVUdfUEFH RUFMTE9DPXkKQ09ORklHX0hBVkVfSU5URUxfVFhUPXkKQ09ORklHX1g4Nl82NF9TTVA9eQpDT05G SUdfQVJDSF9TVVBQT1JUU19VUFJPQkVTPXkKQ09ORklHX0ZJWF9FQVJMWUNPTl9NRU09eQpDT05G SUdfRFlOQU1JQ19QSFlTSUNBTF9NQVNLPXkKQ09ORklHX1BHVEFCTEVfTEVWRUxTPTUKQ09ORklH X0NDX0hBU19TQU5FX1NUQUNLUFJPVEVDVE9SPXkKCiMKIyBQcm9jZXNzb3IgdHlwZSBhbmQgZmVh dHVyZXMKIwpDT05GSUdfWk9ORV9ETUE9eQpDT05GSUdfU01QPXkKQ09ORklHX1g4Nl9GRUFUVVJF X05BTUVTPXkKQ09ORklHX1g4Nl9YMkFQSUM9eQpDT05GSUdfWDg2X01QUEFSU0U9eQojIENPTkZJ R19HT0xERklTSCBpcyBub3Qgc2V0CkNPTkZJR19SRVRQT0xJTkU9eQojIENPTkZJR19YODZfQ1BV X1JFU0NUUkwgaXMgbm90IHNldApDT05GSUdfWDg2X0VYVEVOREVEX1BMQVRGT1JNPXkKIyBDT05G SUdfWDg2X05VTUFDSElQIGlzIG5vdCBzZXQKIyBDT05GSUdfWDg2X1ZTTVAgaXMgbm90IHNldApD T05GSUdfWDg2X1VWPXkKIyBDT05GSUdfWDg2X0dPTERGSVNIIGlzIG5vdCBzZXQKIyBDT05GSUdf WDg2X0lOVEVMX01JRCBpcyBub3Qgc2V0CkNPTkZJR19YODZfSU5URUxfTFBTUz15CkNPTkZJR19Y ODZfQU1EX1BMQVRGT1JNX0RFVklDRT15CkNPTkZJR19JT1NGX01CST15CiMgQ09ORklHX0lPU0Zf TUJJX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1g4Nl9TVVBQT1JUU19NRU1PUllfRkFJTFVSRT15 CiMgQ09ORklHX1NDSEVEX09NSVRfRlJBTUVfUE9JTlRFUiBpcyBub3Qgc2V0CkNPTkZJR19IWVBF UlZJU09SX0dVRVNUPXkKQ09ORklHX1BBUkFWSVJUPXkKQ09ORklHX1BBUkFWSVJUX1hYTD15CiMg Q09ORklHX1BBUkFWSVJUX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1BBUkFWSVJUX1NQSU5MT0NL Uz15CkNPTkZJR19YRU49eQpDT05GSUdfWEVOX1BWPXkKQ09ORklHX1hFTl9QVl9TTVA9eQojIENP TkZJR19YRU5fRE9NMCBpcyBub3Qgc2V0CkNPTkZJR19YRU5fUFZIVk09eQpDT05GSUdfWEVOX1BW SFZNX1NNUD15CkNPTkZJR19YRU5fNTEyR0I9eQpDT05GSUdfWEVOX1NBVkVfUkVTVE9SRT15CiMg Q09ORklHX1hFTl9ERUJVR19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9QVkggaXMgbm90IHNl dApDT05GSUdfS1ZNX0dVRVNUPXkKIyBDT05GSUdfUFZIIGlzIG5vdCBzZXQKIyBDT05GSUdfS1ZN X0RFQlVHX0ZTIGlzIG5vdCBzZXQKQ09ORklHX1BBUkFWSVJUX1RJTUVfQUNDT1VOVElORz15CkNP TkZJR19QQVJBVklSVF9DTE9DSz15CiMgQ09ORklHX0pBSUxIT1VTRV9HVUVTVCBpcyBub3Qgc2V0 CiMgQ09ORklHX01LOCBpcyBub3Qgc2V0CiMgQ09ORklHX01QU0MgaXMgbm90IHNldAojIENPTkZJ R19NQ09SRTIgaXMgbm90IHNldAojIENPTkZJR19NQVRPTSBpcyBub3Qgc2V0CkNPTkZJR19HRU5F UklDX0NQVT15CkNPTkZJR19YODZfSU5URVJOT0RFX0NBQ0hFX1NISUZUPTYKQ09ORklHX1g4Nl9M MV9DQUNIRV9TSElGVD02CkNPTkZJR19YODZfVFNDPXkKQ09ORklHX1g4Nl9DTVBYQ0hHNjQ9eQpD T05GSUdfWDg2X0NNT1Y9eQpDT05GSUdfWDg2X01JTklNVU1fQ1BVX0ZBTUlMWT02NApDT05GSUdf WDg2X0RFQlVHQ1RMTVNSPXkKIyBDT05GSUdfUFJPQ0VTU09SX1NFTEVDVCBpcyBub3Qgc2V0CkNP TkZJR19DUFVfU1VQX0lOVEVMPXkKQ09ORklHX0NQVV9TVVBfQU1EPXkKQ09ORklHX0NQVV9TVVBf SFlHT049eQpDT05GSUdfQ1BVX1NVUF9DRU5UQVVSPXkKQ09ORklHX0hQRVRfVElNRVI9eQpDT05G SUdfSFBFVF9FTVVMQVRFX1JUQz15CkNPTkZJR19ETUk9eQpDT05GSUdfR0FSVF9JT01NVT15CiMg Q09ORklHX0NBTEdBUllfSU9NTVUgaXMgbm90IHNldApDT05GSUdfTUFYU01QPXkKQ09ORklHX05S X0NQVVNfUkFOR0VfQkVHSU49ODE5MgpDT05GSUdfTlJfQ1BVU19SQU5HRV9FTkQ9ODE5MgpDT05G SUdfTlJfQ1BVU19ERUZBVUxUPTgxOTIKQ09ORklHX05SX0NQVVM9ODE5MgpDT05GSUdfU0NIRURf U01UPXkKQ09ORklHX1NDSEVEX01DPXkKQ09ORklHX1NDSEVEX01DX1BSSU89eQpDT05GSUdfWDg2 X0xPQ0FMX0FQSUM9eQpDT05GSUdfWDg2X0lPX0FQSUM9eQpDT05GSUdfWDg2X1JFUk9VVEVfRk9S X0JST0tFTl9CT09UX0lSUVM9eQpDT05GSUdfWDg2X01DRT15CkNPTkZJR19YODZfTUNFTE9HX0xF R0FDWT15CkNPTkZJR19YODZfTUNFX0lOVEVMPXkKQ09ORklHX1g4Nl9NQ0VfQU1EPXkKQ09ORklH X1g4Nl9NQ0VfVEhSRVNIT0xEPXkKQ09ORklHX1g4Nl9NQ0VfSU5KRUNUPW0KQ09ORklHX1g4Nl9U SEVSTUFMX1ZFQ1RPUj15CgojCiMgUGVyZm9ybWFuY2UgbW9uaXRvcmluZwojCkNPTkZJR19QRVJG X0VWRU5UU19JTlRFTF9VTkNPUkU9eQpDT05GSUdfUEVSRl9FVkVOVFNfSU5URUxfUkFQTD15CkNP TkZJR19QRVJGX0VWRU5UU19JTlRFTF9DU1RBVEU9eQojIENPTkZJR19QRVJGX0VWRU5UU19BTURf UE9XRVIgaXMgbm90IHNldApDT05GSUdfWDg2XzE2QklUPXkKQ09ORklHX1g4Nl9FU1BGSVg2ND15 CkNPTkZJR19YODZfVlNZU0NBTExfRU1VTEFUSU9OPXkKQ09ORklHX0k4Sz1tCkNPTkZJR19NSUNS T0NPREU9eQpDT05GSUdfTUlDUk9DT0RFX0lOVEVMPXkKQ09ORklHX01JQ1JPQ09ERV9BTUQ9eQpD T05GSUdfTUlDUk9DT0RFX09MRF9JTlRFUkZBQ0U9eQpDT05GSUdfWDg2X01TUj15CkNPTkZJR19Y ODZfQ1BVSUQ9eQpDT05GSUdfWDg2XzVMRVZFTD15CkNPTkZJR19YODZfRElSRUNUX0dCUEFHRVM9 eQojIENPTkZJR19YODZfQ1BBX1NUQVRJU1RJQ1MgaXMgbm90IHNldApDT05GSUdfQVJDSF9IQVNf TUVNX0VOQ1JZUFQ9eQpDT05GSUdfQU1EX01FTV9FTkNSWVBUPXkKIyBDT05GSUdfQU1EX01FTV9F TkNSWVBUX0FDVElWRV9CWV9ERUZBVUxUIGlzIG5vdCBzZXQKQ09ORklHX05VTUE9eQpDT05GSUdf QU1EX05VTUE9eQpDT05GSUdfWDg2XzY0X0FDUElfTlVNQT15CkNPTkZJR19OT0RFU19TUEFOX09U SEVSX05PREVTPXkKIyBDT05GSUdfTlVNQV9FTVUgaXMgbm90IHNldApDT05GSUdfTk9ERVNfU0hJ RlQ9MTAKQ09ORklHX0FSQ0hfU1BBUlNFTUVNX0VOQUJMRT15CkNPTkZJR19BUkNIX1NQQVJTRU1F TV9ERUZBVUxUPXkKQ09ORklHX0FSQ0hfU0VMRUNUX01FTU9SWV9NT0RFTD15CkNPTkZJR19BUkNI X01FTU9SWV9QUk9CRT15CkNPTkZJR19BUkNIX1BST0NfS0NPUkVfVEVYVD15CkNPTkZJR19JTExF R0FMX1BPSU5URVJfVkFMVUU9MHhkZWFkMDAwMDAwMDAwMDAwCkNPTkZJR19YODZfUE1FTV9MRUdB Q1lfREVWSUNFPXkKQ09ORklHX1g4Nl9QTUVNX0xFR0FDWT1tCkNPTkZJR19YODZfQ0hFQ0tfQklP U19DT1JSVVBUSU9OPXkKIyBDT05GSUdfWDg2X0JPT1RQQVJBTV9NRU1PUllfQ09SUlVQVElPTl9D SEVDSyBpcyBub3Qgc2V0CkNPTkZJR19YODZfUkVTRVJWRV9MT1c9NjQKQ09ORklHX01UUlI9eQpD T05GSUdfTVRSUl9TQU5JVElaRVI9eQpDT05GSUdfTVRSUl9TQU5JVElaRVJfRU5BQkxFX0RFRkFV TFQ9MQpDT05GSUdfTVRSUl9TQU5JVElaRVJfU1BBUkVfUkVHX05SX0RFRkFVTFQ9MQpDT05GSUdf WDg2X1BBVD15CkNPTkZJR19BUkNIX1VTRVNfUEdfVU5DQUNIRUQ9eQpDT05GSUdfQVJDSF9SQU5E T009eQpDT05GSUdfWDg2X1NNQVA9eQpDT05GSUdfWDg2X0lOVEVMX1VNSVA9eQpDT05GSUdfWDg2 X0lOVEVMX01QWD15CkNPTkZJR19YODZfSU5URUxfTUVNT1JZX1BST1RFQ1RJT05fS0VZUz15CkNP TkZJR19FRkk9eQpDT05GSUdfRUZJX1NUVUI9eQpDT05GSUdfRUZJX01JWEVEPXkKQ09ORklHX1NF Q0NPTVA9eQojIENPTkZJR19IWl8xMDAgaXMgbm90IHNldAojIENPTkZJR19IWl8yNTAgaXMgbm90 IHNldAojIENPTkZJR19IWl8zMDAgaXMgbm90IHNldApDT05GSUdfSFpfMTAwMD15CkNPTkZJR19I Wj0xMDAwCkNPTkZJR19TQ0hFRF9IUlRJQ0s9eQpDT05GSUdfS0VYRUM9eQpDT05GSUdfS0VYRUNf RklMRT15CkNPTkZJR19BUkNIX0hBU19LRVhFQ19QVVJHQVRPUlk9eQpDT05GSUdfS0VYRUNfVkVS SUZZX1NJRz15CkNPTkZJR19LRVhFQ19CWklNQUdFX1ZFUklGWV9TSUc9eQpDT05GSUdfQ1JBU0hf RFVNUD15CkNPTkZJR19LRVhFQ19KVU1QPXkKQ09ORklHX1BIWVNJQ0FMX1NUQVJUPTB4MTAwMDAw MApDT05GSUdfUkVMT0NBVEFCTEU9eQpDT05GSUdfUkFORE9NSVpFX0JBU0U9eQpDT05GSUdfWDg2 X05FRURfUkVMT0NTPXkKQ09ORklHX1BIWVNJQ0FMX0FMSUdOPTB4MjAwMDAwCkNPTkZJR19EWU5B TUlDX01FTU9SWV9MQVlPVVQ9eQpDT05GSUdfUkFORE9NSVpFX01FTU9SWT15CkNPTkZJR19SQU5E T01JWkVfTUVNT1JZX1BIWVNJQ0FMX1BBRERJTkc9MHhhCkNPTkZJR19IT1RQTFVHX0NQVT15CkNP TkZJR19CT09UUEFSQU1fSE9UUExVR19DUFUwPXkKIyBDT05GSUdfREVCVUdfSE9UUExVR19DUFUw IGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NUEFUX1ZEU08gaXMgbm90IHNldApDT05GSUdfTEVHQUNZ X1ZTWVNDQUxMX0VNVUxBVEU9eQojIENPTkZJR19MRUdBQ1lfVlNZU0NBTExfTk9ORSBpcyBub3Qg c2V0CiMgQ09ORklHX0NNRExJTkVfQk9PTCBpcyBub3Qgc2V0CkNPTkZJR19NT0RJRllfTERUX1NZ U0NBTEw9eQpDT05GSUdfSEFWRV9MSVZFUEFUQ0g9eQpDT05GSUdfTElWRVBBVENIPXkKQ09ORklH X0FSQ0hfSEFTX0FERF9QQUdFUz15CkNPTkZJR19BUkNIX0VOQUJMRV9NRU1PUllfSE9UUExVRz15 CkNPTkZJR19BUkNIX0VOQUJMRV9NRU1PUllfSE9UUkVNT1ZFPXkKQ09ORklHX1VTRV9QRVJDUFVf TlVNQV9OT0RFX0lEPXkKQ09ORklHX0FSQ0hfRU5BQkxFX1NQTElUX1BNRF9QVExPQ0s9eQpDT05G SUdfQVJDSF9FTkFCTEVfSFVHRVBBR0VfTUlHUkFUSU9OPXkKQ09ORklHX0FSQ0hfRU5BQkxFX1RI UF9NSUdSQVRJT049eQoKIwojIFBvd2VyIG1hbmFnZW1lbnQgYW5kIEFDUEkgb3B0aW9ucwojCkNP TkZJR19BUkNIX0hJQkVSTkFUSU9OX0hFQURFUj15CkNPTkZJR19TVVNQRU5EPXkKQ09ORklHX1NV U1BFTkRfRlJFRVpFUj15CiMgQ09ORklHX1NVU1BFTkRfU0tJUF9TWU5DIGlzIG5vdCBzZXQKQ09O RklHX0hJQkVSTkFURV9DQUxMQkFDS1M9eQpDT05GSUdfSElCRVJOQVRJT049eQpDT05GSUdfUE1f U1REX1BBUlRJVElPTj0iIgpDT05GSUdfUE1fU0xFRVA9eQpDT05GSUdfUE1fU0xFRVBfU01QPXkK IyBDT05GSUdfUE1fQVVUT1NMRUVQIGlzIG5vdCBzZXQKIyBDT05GSUdfUE1fV0FLRUxPQ0tTIGlz IG5vdCBzZXQKQ09ORklHX1BNPXkKQ09ORklHX1BNX0RFQlVHPXkKQ09ORklHX1BNX0FEVkFOQ0VE X0RFQlVHPXkKIyBDT05GSUdfUE1fVEVTVF9TVVNQRU5EIGlzIG5vdCBzZXQKQ09ORklHX1BNX1NM RUVQX0RFQlVHPXkKIyBDT05GSUdfRFBNX1dBVENIRE9HIGlzIG5vdCBzZXQKQ09ORklHX1BNX1RS QUNFPXkKQ09ORklHX1BNX1RSQUNFX1JUQz15CkNPTkZJR19QTV9DTEs9eQojIENPTkZJR19XUV9Q T1dFUl9FRkZJQ0lFTlRfREVGQVVMVCBpcyBub3Qgc2V0CiMgQ09ORklHX0VORVJHWV9NT0RFTCBp cyBub3Qgc2V0CkNPTkZJR19BUkNIX1NVUFBPUlRTX0FDUEk9eQpDT05GSUdfQUNQST15CkNPTkZJ R19BQ1BJX0xFR0FDWV9UQUJMRVNfTE9PS1VQPXkKQ09ORklHX0FSQ0hfTUlHSFRfSEFWRV9BQ1BJ X1BEQz15CkNPTkZJR19BQ1BJX1NZU1RFTV9QT1dFUl9TVEFURVNfU1VQUE9SVD15CiMgQ09ORklH X0FDUElfREVCVUdHRVIgaXMgbm90IHNldApDT05GSUdfQUNQSV9TUENSX1RBQkxFPXkKQ09ORklH X0FDUElfTFBJVD15CkNPTkZJR19BQ1BJX1NMRUVQPXkKIyBDT05GSUdfQUNQSV9QUk9DRlNfUE9X RVIgaXMgbm90IHNldApDT05GSUdfQUNQSV9SRVZfT1ZFUlJJREVfUE9TU0lCTEU9eQpDT05GSUdf QUNQSV9FQ19ERUJVR0ZTPW0KQ09ORklHX0FDUElfQUM9eQpDT05GSUdfQUNQSV9CQVRURVJZPXkK Q09ORklHX0FDUElfQlVUVE9OPXkKQ09ORklHX0FDUElfVklERU89bQpDT05GSUdfQUNQSV9GQU49 eQojIENPTkZJR19BQ1BJX1RBRCBpcyBub3Qgc2V0CkNPTkZJR19BQ1BJX0RPQ0s9eQpDT05GSUdf QUNQSV9DUFVfRlJFUV9QU1M9eQpDT05GSUdfQUNQSV9QUk9DRVNTT1JfQ1NUQVRFPXkKQ09ORklH X0FDUElfUFJPQ0VTU09SX0lETEU9eQpDT05GSUdfQUNQSV9DUFBDX0xJQj15CkNPTkZJR19BQ1BJ X1BST0NFU1NPUj15CkNPTkZJR19BQ1BJX0lQTUk9bQpDT05GSUdfQUNQSV9IT1RQTFVHX0NQVT15 CkNPTkZJR19BQ1BJX1BST0NFU1NPUl9BR0dSRUdBVE9SPW0KQ09ORklHX0FDUElfVEhFUk1BTD15 CkNPTkZJR19BQ1BJX05VTUE9eQpDT05GSUdfQVJDSF9IQVNfQUNQSV9UQUJMRV9VUEdSQURFPXkK Q09ORklHX0FDUElfVEFCTEVfVVBHUkFERT15CiMgQ09ORklHX0FDUElfREVCVUcgaXMgbm90IHNl dApDT05GSUdfQUNQSV9QQ0lfU0xPVD15CkNPTkZJR19BQ1BJX0NPTlRBSU5FUj15CkNPTkZJR19B Q1BJX0hPVFBMVUdfTUVNT1JZPXkKQ09ORklHX0FDUElfSE9UUExVR19JT0FQSUM9eQpDT05GSUdf QUNQSV9TQlM9bQpDT05GSUdfQUNQSV9IRUQ9eQpDT05GSUdfQUNQSV9DVVNUT01fTUVUSE9EPW0K Q09ORklHX0FDUElfQkdSVD15CiMgQ09ORklHX0FDUElfUkVEVUNFRF9IQVJEV0FSRV9PTkxZIGlz IG5vdCBzZXQKQ09ORklHX0FDUElfTkZJVD1tCiMgQ09ORklHX05GSVRfU0VDVVJJVFlfREVCVUcg aXMgbm90IHNldApDT05GSUdfSEFWRV9BQ1BJX0FQRUk9eQpDT05GSUdfSEFWRV9BQ1BJX0FQRUlf Tk1JPXkKQ09ORklHX0FDUElfQVBFST15CkNPTkZJR19BQ1BJX0FQRUlfR0hFUz15CkNPTkZJR19B Q1BJX0FQRUlfUENJRUFFUj15CkNPTkZJR19BQ1BJX0FQRUlfTUVNT1JZX0ZBSUxVUkU9eQpDT05G SUdfQUNQSV9BUEVJX0VJTko9bQpDT05GSUdfQUNQSV9BUEVJX0VSU1RfREVCVUc9eQojIENPTkZJ R19EUFRGX1BPV0VSIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfV0FUQ0hET0c9eQpDT05GSUdfQUNQ SV9FWFRMT0c9bQpDT05GSUdfQUNQSV9BRFhMPXkKIyBDT05GSUdfUE1JQ19PUFJFR0lPTiBpcyBu b3Qgc2V0CiMgQ09ORklHX0FDUElfQ09ORklHRlMgaXMgbm90IHNldApDT05GSUdfWDg2X1BNX1RJ TUVSPXkKQ09ORklHX1NGST15CgojCiMgQ1BVIEZyZXF1ZW5jeSBzY2FsaW5nCiMKQ09ORklHX0NQ VV9GUkVRPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9BVFRSX1NFVD15CkNPTkZJR19DUFVfRlJFUV9H T1ZfQ09NTU9OPXkKIyBDT05GSUdfQ1BVX0ZSRVFfU1RBVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NQ VV9GUkVRX0RFRkFVTFRfR09WX1BFUkZPUk1BTkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZS RVFfREVGQVVMVF9HT1ZfUE9XRVJTQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZSRVFfREVG QVVMVF9HT1ZfVVNFUlNQQUNFIGlzIG5vdCBzZXQKQ09ORklHX0NQVV9GUkVRX0RFRkFVTFRfR09W X09OREVNQU5EPXkKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfQ09OU0VSVkFUSVZFIGlz IG5vdCBzZXQKIyBDT05GSUdfQ1BVX0ZSRVFfREVGQVVMVF9HT1ZfU0NIRURVVElMIGlzIG5vdCBz ZXQKQ09ORklHX0NQVV9GUkVRX0dPVl9QRVJGT1JNQU5DRT15CkNPTkZJR19DUFVfRlJFUV9HT1Zf UE9XRVJTQVZFPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9VU0VSU1BBQ0U9eQpDT05GSUdfQ1BVX0ZS RVFfR09WX09OREVNQU5EPXkKQ09ORklHX0NQVV9GUkVRX0dPVl9DT05TRVJWQVRJVkU9eQojIENP TkZJR19DUFVfRlJFUV9HT1ZfU0NIRURVVElMIGlzIG5vdCBzZXQKCiMKIyBDUFUgZnJlcXVlbmN5 IHNjYWxpbmcgZHJpdmVycwojCkNPTkZJR19YODZfSU5URUxfUFNUQVRFPXkKQ09ORklHX1g4Nl9Q Q0NfQ1BVRlJFUT1tCkNPTkZJR19YODZfQUNQSV9DUFVGUkVRPW0KQ09ORklHX1g4Nl9BQ1BJX0NQ VUZSRVFfQ1BCPXkKQ09ORklHX1g4Nl9QT1dFUk5PV19LOD1tCkNPTkZJR19YODZfQU1EX0ZSRVFf U0VOU0lUSVZJVFk9bQojIENPTkZJR19YODZfU1BFRURTVEVQX0NFTlRSSU5PIGlzIG5vdCBzZXQK Q09ORklHX1g4Nl9QNF9DTE9DS01PRD1tCgojCiMgc2hhcmVkIG9wdGlvbnMKIwpDT05GSUdfWDg2 X1NQRUVEU1RFUF9MSUI9bQoKIwojIENQVSBJZGxlCiMKQ09ORklHX0NQVV9JRExFPXkKIyBDT05G SUdfQ1BVX0lETEVfR09WX0xBRERFUiBpcyBub3Qgc2V0CkNPTkZJR19DUFVfSURMRV9HT1ZfTUVO VT15CiMgQ09ORklHX0NQVV9JRExFX0dPVl9URU8gaXMgbm90IHNldApDT05GSUdfSU5URUxfSURM RT15CgojCiMgQnVzIG9wdGlvbnMgKFBDSSBldGMuKQojCkNPTkZJR19QQ0lfRElSRUNUPXkKQ09O RklHX1BDSV9NTUNPTkZJRz15CkNPTkZJR19QQ0lfWEVOPXkKQ09ORklHX01NQ09ORl9GQU0xMEg9 eQojIENPTkZJR19QQ0lfQ05CMjBMRV9RVUlSSyBpcyBub3Qgc2V0CiMgQ09ORklHX0lTQV9CVVMg aXMgbm90IHNldApDT05GSUdfSVNBX0RNQV9BUEk9eQpDT05GSUdfQU1EX05CPXkKIyBDT05GSUdf WDg2X1NZU0ZCIGlzIG5vdCBzZXQKCiMKIyBCaW5hcnkgRW11bGF0aW9ucwojCkNPTkZJR19JQTMy X0VNVUxBVElPTj15CiMgQ09ORklHX1g4Nl9YMzIgaXMgbm90IHNldApDT05GSUdfQ09NUEFUXzMy PXkKQ09ORklHX0NPTVBBVD15CkNPTkZJR19DT01QQVRfRk9SX1U2NF9BTElHTk1FTlQ9eQpDT05G SUdfU1lTVklQQ19DT01QQVQ9eQpDT05GSUdfWDg2X0RFVl9ETUFfT1BTPXkKQ09ORklHX0hBVkVf R0VORVJJQ19HVVA9eQoKIwojIEZpcm13YXJlIERyaXZlcnMKIwpDT05GSUdfRUREPW0KIyBDT05G SUdfRUREX09GRiBpcyBub3Qgc2V0CkNPTkZJR19GSVJNV0FSRV9NRU1NQVA9eQpDT05GSUdfRE1J SUQ9eQpDT05GSUdfRE1JX1NZU0ZTPXkKQ09ORklHX0RNSV9TQ0FOX01BQ0hJTkVfTk9OX0VGSV9G QUxMQkFDSz15CkNPTkZJR19JU0NTSV9JQkZUX0ZJTkQ9eQpDT05GSUdfSVNDU0lfSUJGVD1tCkNP TkZJR19GV19DRkdfU1lTRlM9eQojIENPTkZJR19GV19DRkdfU1lTRlNfQ01ETElORSBpcyBub3Qg c2V0CiMgQ09ORklHX0dPT0dMRV9GSVJNV0FSRSBpcyBub3Qgc2V0CgojCiMgRUZJIChFeHRlbnNp YmxlIEZpcm13YXJlIEludGVyZmFjZSkgU3VwcG9ydAojCkNPTkZJR19FRklfVkFSUz15CkNPTkZJ R19FRklfRVNSVD15CkNPTkZJR19FRklfVkFSU19QU1RPUkU9eQpDT05GSUdfRUZJX1ZBUlNfUFNU T1JFX0RFRkFVTFRfRElTQUJMRT15CkNPTkZJR19FRklfUlVOVElNRV9NQVA9eQojIENPTkZJR19F RklfRkFLRV9NRU1NQVAgaXMgbm90IHNldApDT05GSUdfRUZJX1JVTlRJTUVfV1JBUFBFUlM9eQoj IENPTkZJR19FRklfQk9PVExPQURFUl9DT05UUk9MIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX0NB UFNVTEVfTE9BREVSIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX1RFU1QgaXMgbm90IHNldApDT05G SUdfQVBQTEVfUFJPUEVSVElFUz15CiMgQ09ORklHX1JFU0VUX0FUVEFDS19NSVRJR0FUSU9OIGlz IG5vdCBzZXQKQ09ORklHX1VFRklfQ1BFUj15CkNPTkZJR19VRUZJX0NQRVJfWDg2PXkKQ09ORklH X0VGSV9ERVZfUEFUSF9QQVJTRVI9eQpDT05GSUdfRUZJX0VBUkxZQ09OPXkKCiMKIyBUZWdyYSBm aXJtd2FyZSBkcml2ZXIKIwpDT05GSUdfSEFWRV9LVk09eQpDT05GSUdfSEFWRV9LVk1fSVJRQ0hJ UD15CkNPTkZJR19IQVZFX0tWTV9JUlFGRD15CkNPTkZJR19IQVZFX0tWTV9JUlFfUk9VVElORz15 CkNPTkZJR19IQVZFX0tWTV9FVkVOVEZEPXkKQ09ORklHX0tWTV9NTUlPPXkKQ09ORklHX0tWTV9B U1lOQ19QRj15CkNPTkZJR19IQVZFX0tWTV9NU0k9eQpDT05GSUdfSEFWRV9LVk1fQ1BVX1JFTEFY X0lOVEVSQ0VQVD15CkNPTkZJR19LVk1fVkZJTz15CkNPTkZJR19LVk1fR0VORVJJQ19ESVJUWUxP R19SRUFEX1BST1RFQ1Q9eQpDT05GSUdfS1ZNX0NPTVBBVD15CkNPTkZJR19IQVZFX0tWTV9JUlFf QllQQVNTPXkKQ09ORklHX1ZJUlRVQUxJWkFUSU9OPXkKQ09ORklHX0tWTT1tCkNPTkZJR19LVk1f SU5URUw9bQpDT05GSUdfS1ZNX0FNRD1tCkNPTkZJR19LVk1fQU1EX1NFVj15CkNPTkZJR19LVk1f TU1VX0FVRElUPXkKQ09ORklHX1ZIT1NUX05FVD1tCiMgQ09ORklHX1ZIT1NUX1NDU0kgaXMgbm90 IHNldApDT05GSUdfVkhPU1RfVlNPQ0s9bQpDT05GSUdfVkhPU1Q9bQojIENPTkZJR19WSE9TVF9D Uk9TU19FTkRJQU5fTEVHQUNZIGlzIG5vdCBzZXQKCiMKIyBHZW5lcmFsIGFyY2hpdGVjdHVyZS1k ZXBlbmRlbnQgb3B0aW9ucwojCkNPTkZJR19DUkFTSF9DT1JFPXkKQ09ORklHX0tFWEVDX0NPUkU9 eQpDT05GSUdfSE9UUExVR19TTVQ9eQpDT05GSUdfT1BST0ZJTEU9bQpDT05GSUdfT1BST0ZJTEVf RVZFTlRfTVVMVElQTEVYPXkKQ09ORklHX0hBVkVfT1BST0ZJTEU9eQpDT05GSUdfT1BST0ZJTEVf Tk1JX1RJTUVSPXkKQ09ORklHX0tQUk9CRVM9eQpDT05GSUdfSlVNUF9MQUJFTD15CiMgQ09ORklH X1NUQVRJQ19LRVlTX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX09QVFBST0JFUz15CkNPTkZJ R19LUFJPQkVTX09OX0ZUUkFDRT15CkNPTkZJR19VUFJPQkVTPXkKQ09ORklHX0hBVkVfRUZGSUNJ RU5UX1VOQUxJR05FRF9BQ0NFU1M9eQpDT05GSUdfQVJDSF9VU0VfQlVJTFRJTl9CU1dBUD15CkNP TkZJR19LUkVUUFJPQkVTPXkKQ09ORklHX1VTRVJfUkVUVVJOX05PVElGSUVSPXkKQ09ORklHX0hB VkVfSU9SRU1BUF9QUk9UPXkKQ09ORklHX0hBVkVfS1BST0JFUz15CkNPTkZJR19IQVZFX0tSRVRQ Uk9CRVM9eQpDT05GSUdfSEFWRV9PUFRQUk9CRVM9eQpDT05GSUdfSEFWRV9LUFJPQkVTX09OX0ZU UkFDRT15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX0VSUk9SX0lOSkVDVElPTj15CkNPTkZJR19IQVZF X05NST15CkNPTkZJR19IQVZFX0FSQ0hfVFJBQ0VIT09LPXkKQ09ORklHX0hBVkVfRE1BX0NPTlRJ R1VPVVM9eQpDT05GSUdfR0VORVJJQ19TTVBfSURMRV9USFJFQUQ9eQpDT05GSUdfQVJDSF9IQVNf Rk9SVElGWV9TT1VSQ0U9eQpDT05GSUdfQVJDSF9IQVNfU0VUX01FTU9SWT15CkNPTkZJR19IQVZF X0FSQ0hfVEhSRUFEX1NUUlVDVF9XSElURUxJU1Q9eQpDT05GSUdfQVJDSF9XQU5UU19EWU5BTUlD X1RBU0tfU1RSVUNUPXkKQ09ORklHX0hBVkVfUkVHU19BTkRfU1RBQ0tfQUNDRVNTX0FQST15CkNP TkZJR19IQVZFX1JTRVE9eQpDT05GSUdfSEFWRV9GVU5DVElPTl9BUkdfQUNDRVNTX0FQST15CkNP TkZJR19IQVZFX0NMSz15CkNPTkZJR19IQVZFX0hXX0JSRUFLUE9JTlQ9eQpDT05GSUdfSEFWRV9N SVhFRF9CUkVBS1BPSU5UU19SRUdTPXkKQ09ORklHX0hBVkVfVVNFUl9SRVRVUk5fTk9USUZJRVI9 eQpDT05GSUdfSEFWRV9QRVJGX0VWRU5UU19OTUk9eQpDT05GSUdfSEFWRV9IQVJETE9DS1VQX0RF VEVDVE9SX1BFUkY9eQpDT05GSUdfSEFWRV9QRVJGX1JFR1M9eQpDT05GSUdfSEFWRV9QRVJGX1VT RVJfU1RBQ0tfRFVNUD15CkNPTkZJR19IQVZFX0FSQ0hfSlVNUF9MQUJFTD15CkNPTkZJR19IQVZF X0FSQ0hfSlVNUF9MQUJFTF9SRUxBVElWRT15CkNPTkZJR19IQVZFX1JDVV9UQUJMRV9GUkVFPXkK Q09ORklHX0hBVkVfUkNVX1RBQkxFX0lOVkFMSURBVEU9eQpDT05GSUdfQVJDSF9IQVZFX05NSV9T QUZFX0NNUFhDSEc9eQpDT05GSUdfSEFWRV9BTElHTkVEX1NUUlVDVF9QQUdFPXkKQ09ORklHX0hB VkVfQ01QWENIR19MT0NBTD15CkNPTkZJR19IQVZFX0NNUFhDSEdfRE9VQkxFPXkKQ09ORklHX0FS Q0hfV0FOVF9DT01QQVRfSVBDX1BBUlNFX1ZFUlNJT049eQpDT05GSUdfQVJDSF9XQU5UX09MRF9D T01QQVRfSVBDPXkKQ09ORklHX0hBVkVfQVJDSF9TRUNDT01QX0ZJTFRFUj15CkNPTkZJR19TRUND T01QX0ZJTFRFUj15CkNPTkZJR19IQVZFX0FSQ0hfU1RBQ0tMRUFLPXkKQ09ORklHX0hBVkVfU1RB Q0tQUk9URUNUT1I9eQpDT05GSUdfQ0NfSEFTX1NUQUNLUFJPVEVDVE9SX05PTkU9eQpDT05GSUdf U1RBQ0tQUk9URUNUT1I9eQpDT05GSUdfU1RBQ0tQUk9URUNUT1JfU1RST05HPXkKQ09ORklHX0hB VkVfQVJDSF9XSVRISU5fU1RBQ0tfRlJBTUVTPXkKQ09ORklHX0hBVkVfQ09OVEVYVF9UUkFDS0lO Rz15CkNPTkZJR19IQVZFX1ZJUlRfQ1BVX0FDQ09VTlRJTkdfR0VOPXkKQ09ORklHX0hBVkVfSVJR X1RJTUVfQUNDT1VOVElORz15CkNPTkZJR19IQVZFX01PVkVfUE1EPXkKQ09ORklHX0hBVkVfQVJD SF9UUkFOU1BBUkVOVF9IVUdFUEFHRT15CkNPTkZJR19IQVZFX0FSQ0hfVFJBTlNQQVJFTlRfSFVH RVBBR0VfUFVEPXkKQ09ORklHX0hBVkVfQVJDSF9IVUdFX1ZNQVA9eQpDT05GSUdfSEFWRV9BUkNI X1NPRlRfRElSVFk9eQpDT05GSUdfSEFWRV9NT0RfQVJDSF9TUEVDSUZJQz15CkNPTkZJR19NT0RV TEVTX1VTRV9FTEZfUkVMQT15CkNPTkZJR19IQVZFX0lSUV9FWElUX09OX0lSUV9TVEFDSz15CkNP TkZJR19BUkNIX0hBU19FTEZfUkFORE9NSVpFPXkKQ09ORklHX0hBVkVfQVJDSF9NTUFQX1JORF9C SVRTPXkKQ09ORklHX0hBVkVfRVhJVF9USFJFQUQ9eQpDT05GSUdfQVJDSF9NTUFQX1JORF9CSVRT PTI4CkNPTkZJR19IQVZFX0FSQ0hfTU1BUF9STkRfQ09NUEFUX0JJVFM9eQpDT05GSUdfQVJDSF9N TUFQX1JORF9DT01QQVRfQklUUz04CkNPTkZJR19IQVZFX0FSQ0hfQ09NUEFUX01NQVBfQkFTRVM9 eQpDT05GSUdfSEFWRV9DT1BZX1RIUkVBRF9UTFM9eQpDT05GSUdfSEFWRV9TVEFDS19WQUxJREFU SU9OPXkKQ09ORklHX0hBVkVfUkVMSUFCTEVfU1RBQ0tUUkFDRT15CkNPTkZJR19PTERfU0lHU1VT UEVORDM9eQpDT05GSUdfQ09NUEFUX09MRF9TSUdBQ1RJT049eQpDT05GSUdfQ09NUEFUXzMyQklU X1RJTUU9eQpDT05GSUdfSEFWRV9BUkNIX1ZNQVBfU1RBQ0s9eQpDT05GSUdfVk1BUF9TVEFDSz15 CkNPTkZJR19BUkNIX0hBU19TVFJJQ1RfS0VSTkVMX1JXWD15CkNPTkZJR19TVFJJQ1RfS0VSTkVM X1JXWD15CkNPTkZJR19BUkNIX0hBU19TVFJJQ1RfTU9EVUxFX1JXWD15CkNPTkZJR19TVFJJQ1Rf TU9EVUxFX1JXWD15CkNPTkZJR19BUkNIX0hBU19SRUZDT1VOVD15CiMgQ09ORklHX1JFRkNPVU5U X0ZVTEwgaXMgbm90IHNldApDT05GSUdfSEFWRV9BUkNIX1BSRUwzMl9SRUxPQ0FUSU9OUz15CkNP TkZJR19BUkNIX1VTRV9NRU1SRU1BUF9QUk9UPXkKIyBDT05GSUdfTE9DS19FVkVOVF9DT1VOVFMg aXMgbm90IHNldAoKIwojIEdDT1YtYmFzZWQga2VybmVsIHByb2ZpbGluZwojCiMgQ09ORklHX0dD T1ZfS0VSTkVMIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfSEFTX0dDT1ZfUFJPRklMRV9BTEw9eQpD T05GSUdfUExVR0lOX0hPU1RDQz0iZysrIgpDT05GSUdfSEFWRV9HQ0NfUExVR0lOUz15CiMgQ09O RklHX0dDQ19QTFVHSU5TIGlzIG5vdCBzZXQKQ09ORklHX1JUX01VVEVYRVM9eQpDT05GSUdfQkFT RV9TTUFMTD0wCkNPTkZJR19NT0RVTEVTPXkKQ09ORklHX01PRFVMRV9GT1JDRV9MT0FEPXkKQ09O RklHX01PRFVMRV9VTkxPQUQ9eQojIENPTkZJR19NT0RVTEVfRk9SQ0VfVU5MT0FEIGlzIG5vdCBz ZXQKIyBDT05GSUdfTU9EVkVSU0lPTlMgaXMgbm90IHNldAojIENPTkZJR19NT0RVTEVfU1JDVkVS U0lPTl9BTEwgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJRz15CiMgQ09ORklHX01PRFVMRV9T SUdfRk9SQ0UgaXMgbm90IHNldApDT05GSUdfTU9EVUxFX1NJR19BTEw9eQojIENPTkZJR19NT0RV TEVfU0lHX1NIQTEgaXMgbm90IHNldAojIENPTkZJR19NT0RVTEVfU0lHX1NIQTIyNCBpcyBub3Qg c2V0CkNPTkZJR19NT0RVTEVfU0lHX1NIQTI1Nj15CiMgQ09ORklHX01PRFVMRV9TSUdfU0hBMzg0 IGlzIG5vdCBzZXQKIyBDT05GSUdfTU9EVUxFX1NJR19TSEE1MTIgaXMgbm90IHNldApDT05GSUdf TU9EVUxFX1NJR19IQVNIPSJzaGEyNTYiCiMgQ09ORklHX01PRFVMRV9DT01QUkVTUyBpcyBub3Qg c2V0CiMgQ09ORklHX1RSSU1fVU5VU0VEX0tTWU1TIGlzIG5vdCBzZXQKQ09ORklHX01PRFVMRVNf VFJFRV9MT09LVVA9eQpDT05GSUdfQkxPQ0s9eQpDT05GSUdfQkxLX1NDU0lfUkVRVUVTVD15CkNP TkZJR19CTEtfREVWX0JTRz15CkNPTkZJR19CTEtfREVWX0JTR0xJQj15CkNPTkZJR19CTEtfREVW X0lOVEVHUklUWT15CkNPTkZJR19CTEtfREVWX1pPTkVEPXkKQ09ORklHX0JMS19ERVZfVEhST1RU TElORz15CiMgQ09ORklHX0JMS19ERVZfVEhST1RUTElOR19MT1cgaXMgbm90IHNldAojIENPTkZJ R19CTEtfQ01ETElORV9QQVJTRVIgaXMgbm90IHNldAojIENPTkZJR19CTEtfV0JUIGlzIG5vdCBz ZXQKIyBDT05GSUdfQkxLX0NHUk9VUF9JT0xBVEVOQ1kgaXMgbm90IHNldApDT05GSUdfQkxLX0RF QlVHX0ZTPXkKQ09ORklHX0JMS19ERUJVR19GU19aT05FRD15CiMgQ09ORklHX0JMS19TRURfT1BB TCBpcyBub3Qgc2V0CgojCiMgUGFydGl0aW9uIFR5cGVzCiMKQ09ORklHX1BBUlRJVElPTl9BRFZB TkNFRD15CiMgQ09ORklHX0FDT1JOX1BBUlRJVElPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0FJWF9Q QVJUSVRJT04gaXMgbm90IHNldApDT05GSUdfT1NGX1BBUlRJVElPTj15CkNPTkZJR19BTUlHQV9Q QVJUSVRJT049eQojIENPTkZJR19BVEFSSV9QQVJUSVRJT04gaXMgbm90IHNldApDT05GSUdfTUFD X1BBUlRJVElPTj15CkNPTkZJR19NU0RPU19QQVJUSVRJT049eQpDT05GSUdfQlNEX0RJU0tMQUJF TD15CkNPTkZJR19NSU5JWF9TVUJQQVJUSVRJT049eQpDT05GSUdfU09MQVJJU19YODZfUEFSVElU SU9OPXkKQ09ORklHX1VOSVhXQVJFX0RJU0tMQUJFTD15CiMgQ09ORklHX0xETV9QQVJUSVRJT04g aXMgbm90IHNldApDT05GSUdfU0dJX1BBUlRJVElPTj15CiMgQ09ORklHX1VMVFJJWF9QQVJUSVRJ T04gaXMgbm90IHNldApDT05GSUdfU1VOX1BBUlRJVElPTj15CkNPTkZJR19LQVJNQV9QQVJUSVRJ T049eQpDT05GSUdfRUZJX1BBUlRJVElPTj15CiMgQ09ORklHX1NZU1Y2OF9QQVJUSVRJT04gaXMg bm90IHNldAojIENPTkZJR19DTURMSU5FX1BBUlRJVElPTiBpcyBub3Qgc2V0CkNPTkZJR19CTE9D S19DT01QQVQ9eQpDT05GSUdfQkxLX01RX1BDST15CkNPTkZJR19CTEtfTVFfVklSVElPPXkKQ09O RklHX0JMS19QTT15CgojCiMgSU8gU2NoZWR1bGVycwojCkNPTkZJR19NUV9JT1NDSEVEX0RFQURM SU5FPXkKQ09ORklHX01RX0lPU0NIRURfS1lCRVI9eQojIENPTkZJR19JT1NDSEVEX0JGUSBpcyBu b3Qgc2V0CkNPTkZJR19QUkVFTVBUX05PVElGSUVSUz15CkNPTkZJR19QQURBVEE9eQpDT05GSUdf QVNOMT15CkNPTkZJR19JTkxJTkVfU1BJTl9VTkxPQ0tfSVJRPXkKQ09ORklHX0lOTElORV9SRUFE X1VOTE9DSz15CkNPTkZJR19JTkxJTkVfUkVBRF9VTkxPQ0tfSVJRPXkKQ09ORklHX0lOTElORV9X UklURV9VTkxPQ0s9eQpDT05GSUdfSU5MSU5FX1dSSVRFX1VOTE9DS19JUlE9eQpDT05GSUdfQVJD SF9TVVBQT1JUU19BVE9NSUNfUk1XPXkKQ09ORklHX01VVEVYX1NQSU5fT05fT1dORVI9eQpDT05G SUdfUldTRU1fU1BJTl9PTl9PV05FUj15CkNPTkZJR19MT0NLX1NQSU5fT05fT1dORVI9eQpDT05G SUdfQVJDSF9VU0VfUVVFVUVEX1NQSU5MT0NLUz15CkNPTkZJR19RVUVVRURfU1BJTkxPQ0tTPXkK Q09ORklHX0FSQ0hfVVNFX1FVRVVFRF9SV0xPQ0tTPXkKQ09ORklHX1FVRVVFRF9SV0xPQ0tTPXkK Q09ORklHX0FSQ0hfSEFTX1NZTkNfQ09SRV9CRUZPUkVfVVNFUk1PREU9eQpDT05GSUdfQVJDSF9I QVNfU1lTQ0FMTF9XUkFQUEVSPXkKQ09ORklHX0ZSRUVaRVI9eQoKIwojIEV4ZWN1dGFibGUgZmls ZSBmb3JtYXRzCiMKQ09ORklHX0JJTkZNVF9FTEY9eQpDT05GSUdfQ09NUEFUX0JJTkZNVF9FTEY9 eQpDT05GSUdfRUxGQ09SRT15CkNPTkZJR19DT1JFX0RVTVBfREVGQVVMVF9FTEZfSEVBREVSUz15 CkNPTkZJR19CSU5GTVRfU0NSSVBUPXkKQ09ORklHX0JJTkZNVF9NSVNDPW0KQ09ORklHX0NPUkVE VU1QPXkKCiMKIyBNZW1vcnkgTWFuYWdlbWVudCBvcHRpb25zCiMKQ09ORklHX1NFTEVDVF9NRU1P UllfTU9ERUw9eQpDT05GSUdfU1BBUlNFTUVNX01BTlVBTD15CkNPTkZJR19TUEFSU0VNRU09eQpD T05GSUdfTkVFRF9NVUxUSVBMRV9OT0RFUz15CkNPTkZJR19IQVZFX01FTU9SWV9QUkVTRU5UPXkK Q09ORklHX1NQQVJTRU1FTV9FWFRSRU1FPXkKQ09ORklHX1NQQVJTRU1FTV9WTUVNTUFQX0VOQUJM RT15CkNPTkZJR19TUEFSU0VNRU1fVk1FTU1BUD15CkNPTkZJR19IQVZFX01FTUJMT0NLX05PREVf TUFQPXkKQ09ORklHX0FSQ0hfRElTQ0FSRF9NRU1CTE9DSz15CkNPTkZJR19NRU1PUllfSVNPTEFU SU9OPXkKQ09ORklHX0hBVkVfQk9PVE1FTV9JTkZPX05PREU9eQpDT05GSUdfTUVNT1JZX0hPVFBM VUc9eQpDT05GSUdfTUVNT1JZX0hPVFBMVUdfU1BBUlNFPXkKIyBDT05GSUdfTUVNT1JZX0hPVFBM VUdfREVGQVVMVF9PTkxJTkUgaXMgbm90IHNldApDT05GSUdfTUVNT1JZX0hPVFJFTU9WRT15CkNP TkZJR19TUExJVF9QVExPQ0tfQ1BVUz00CkNPTkZJR19NRU1PUllfQkFMTE9PTj15CkNPTkZJR19C QUxMT09OX0NPTVBBQ1RJT049eQpDT05GSUdfQ09NUEFDVElPTj15CkNPTkZJR19NSUdSQVRJT049 eQpDT05GSUdfUEhZU19BRERSX1RfNjRCSVQ9eQpDT05GSUdfQk9VTkNFPXkKQ09ORklHX1ZJUlRf VE9fQlVTPXkKQ09ORklHX01NVV9OT1RJRklFUj15CkNPTkZJR19LU009eQpDT05GSUdfREVGQVVM VF9NTUFQX01JTl9BRERSPTQwOTYKQ09ORklHX0FSQ0hfU1VQUE9SVFNfTUVNT1JZX0ZBSUxVUkU9 eQpDT05GSUdfTUVNT1JZX0ZBSUxVUkU9eQpDT05GSUdfSFdQT0lTT05fSU5KRUNUPW0KQ09ORklH X1RSQU5TUEFSRU5UX0hVR0VQQUdFPXkKQ09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFX0FMV0FZ Uz15CiMgQ09ORklHX1RSQU5TUEFSRU5UX0hVR0VQQUdFX01BRFZJU0UgaXMgbm90IHNldApDT05G SUdfQVJDSF9XQU5UU19USFBfU1dBUD15CkNPTkZJR19USFBfU1dBUD15CkNPTkZJR19UUkFOU1BB UkVOVF9IVUdFX1BBR0VDQUNIRT15CkNPTkZJR19DTEVBTkNBQ0hFPXkKQ09ORklHX0ZST05UU1dB UD15CkNPTkZJR19DTUE9eQojIENPTkZJR19DTUFfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19D TUFfREVCVUdGUyBpcyBub3Qgc2V0CkNPTkZJR19DTUFfQVJFQVM9NwpDT05GSUdfTUVNX1NPRlRf RElSVFk9eQpDT05GSUdfWlNXQVA9eQpDT05GSUdfWlBPT0w9eQpDT05GSUdfWkJVRD15CiMgQ09O RklHX1ozRk9MRCBpcyBub3Qgc2V0CkNPTkZJR19aU01BTExPQz15CiMgQ09ORklHX1BHVEFCTEVf TUFQUElORyBpcyBub3Qgc2V0CiMgQ09ORklHX1pTTUFMTE9DX1NUQVQgaXMgbm90IHNldApDT05G SUdfR0VORVJJQ19FQVJMWV9JT1JFTUFQPXkKQ09ORklHX0RFRkVSUkVEX1NUUlVDVF9QQUdFX0lO SVQ9eQpDT05GSUdfSURMRV9QQUdFX1RSQUNLSU5HPXkKQ09ORklHX0FSQ0hfSEFTX1pPTkVfREVW SUNFPXkKQ09ORklHX1pPTkVfREVWSUNFPXkKQ09ORklHX0FSQ0hfSEFTX0hNTT15CkNPTkZJR19N SUdSQVRFX1ZNQV9IRUxQRVI9eQpDT05GSUdfREVWX1BBR0VNQVBfT1BTPXkKQ09ORklHX0hNTT15 CkNPTkZJR19ITU1fTUlSUk9SPXkKIyBDT05GSUdfREVWSUNFX1BSSVZBVEUgaXMgbm90IHNldAoj IENPTkZJR19ERVZJQ0VfUFVCTElDIGlzIG5vdCBzZXQKQ09ORklHX0ZSQU1FX1ZFQ1RPUj15CkNP TkZJR19BUkNIX1VTRVNfSElHSF9WTUFfRkxBR1M9eQpDT05GSUdfQVJDSF9IQVNfUEtFWVM9eQoj IENPTkZJR19QRVJDUFVfU1RBVFMgaXMgbm90IHNldAojIENPTkZJR19HVVBfQkVOQ0hNQVJLIGlz IG5vdCBzZXQKQ09ORklHX0FSQ0hfSEFTX1BURV9TUEVDSUFMPXkKQ09ORklHX05FVD15CkNPTkZJ R19DT01QQVRfTkVUTElOS19NRVNTQUdFUz15CkNPTkZJR19ORVRfSU5HUkVTUz15CkNPTkZJR19O RVRfRUdSRVNTPXkKQ09ORklHX1NLQl9FWFRFTlNJT05TPXkKCiMKIyBOZXR3b3JraW5nIG9wdGlv bnMKIwpDT05GSUdfUEFDS0VUPXkKQ09ORklHX1BBQ0tFVF9ESUFHPW0KQ09ORklHX1VOSVg9eQpD T05GSUdfVU5JWF9TQ009eQpDT05GSUdfVU5JWF9ESUFHPW0KIyBDT05GSUdfVExTIGlzIG5vdCBz ZXQKQ09ORklHX1hGUk09eQpDT05GSUdfWEZSTV9BTEdPPXkKQ09ORklHX1hGUk1fVVNFUj15CiMg Q09ORklHX1hGUk1fSU5URVJGQUNFIGlzIG5vdCBzZXQKQ09ORklHX1hGUk1fU1VCX1BPTElDWT15 CkNPTkZJR19YRlJNX01JR1JBVEU9eQpDT05GSUdfWEZSTV9TVEFUSVNUSUNTPXkKQ09ORklHX1hG Uk1fSVBDT01QPW0KQ09ORklHX05FVF9LRVk9bQpDT05GSUdfTkVUX0tFWV9NSUdSQVRFPXkKIyBD T05GSUdfWERQX1NPQ0tFVFMgaXMgbm90IHNldApDT05GSUdfSU5FVD15CkNPTkZJR19JUF9NVUxU SUNBU1Q9eQpDT05GSUdfSVBfQURWQU5DRURfUk9VVEVSPXkKQ09ORklHX0lQX0ZJQl9UUklFX1NU QVRTPXkKQ09ORklHX0lQX01VTFRJUExFX1RBQkxFUz15CkNPTkZJR19JUF9ST1VURV9NVUxUSVBB VEg9eQpDT05GSUdfSVBfUk9VVEVfVkVSQk9TRT15CkNPTkZJR19JUF9ST1VURV9DTEFTU0lEPXkK Q09ORklHX0lQX1BOUD15CkNPTkZJR19JUF9QTlBfREhDUD15CiMgQ09ORklHX0lQX1BOUF9CT09U UCBpcyBub3Qgc2V0CiMgQ09ORklHX0lQX1BOUF9SQVJQIGlzIG5vdCBzZXQKQ09ORklHX05FVF9J UElQPW0KQ09ORklHX05FVF9JUEdSRV9ERU1VWD1tCkNPTkZJR19ORVRfSVBfVFVOTkVMPW0KQ09O RklHX05FVF9JUEdSRT1tCkNPTkZJR19ORVRfSVBHUkVfQlJPQURDQVNUPXkKQ09ORklHX0lQX01S T1VURV9DT01NT049eQpDT05GSUdfSVBfTVJPVVRFPXkKQ09ORklHX0lQX01ST1VURV9NVUxUSVBM RV9UQUJMRVM9eQpDT05GSUdfSVBfUElNU01fVjE9eQpDT05GSUdfSVBfUElNU01fVjI9eQpDT05G SUdfU1lOX0NPT0tJRVM9eQpDT05GSUdfTkVUX0lQVlRJPW0KQ09ORklHX05FVF9VRFBfVFVOTkVM PW0KQ09ORklHX05FVF9GT1U9bQpDT05GSUdfTkVUX0ZPVV9JUF9UVU5ORUxTPXkKQ09ORklHX0lO RVRfQUg9bQpDT05GSUdfSU5FVF9FU1A9bQojIENPTkZJR19JTkVUX0VTUF9PRkZMT0FEIGlzIG5v dCBzZXQKQ09ORklHX0lORVRfSVBDT01QPW0KQ09ORklHX0lORVRfWEZSTV9UVU5ORUw9bQpDT05G SUdfSU5FVF9UVU5ORUw9bQpDT05GSUdfSU5FVF9YRlJNX01PREVfVFJBTlNQT1JUPW0KQ09ORklH X0lORVRfWEZSTV9NT0RFX1RVTk5FTD1tCkNPTkZJR19JTkVUX1hGUk1fTU9ERV9CRUVUPW0KQ09O RklHX0lORVRfRElBRz1tCkNPTkZJR19JTkVUX1RDUF9ESUFHPW0KQ09ORklHX0lORVRfVURQX0RJ QUc9bQojIENPTkZJR19JTkVUX1JBV19ESUFHIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5FVF9ESUFH X0RFU1RST1kgaXMgbm90IHNldApDT05GSUdfVENQX0NPTkdfQURWQU5DRUQ9eQpDT05GSUdfVENQ X0NPTkdfQklDPW0KQ09ORklHX1RDUF9DT05HX0NVQklDPXkKQ09ORklHX1RDUF9DT05HX1dFU1RX T09EPW0KQ09ORklHX1RDUF9DT05HX0hUQ1A9bQpDT05GSUdfVENQX0NPTkdfSFNUQ1A9bQpDT05G SUdfVENQX0NPTkdfSFlCTEE9bQpDT05GSUdfVENQX0NPTkdfVkVHQVM9bQojIENPTkZJR19UQ1Bf Q09OR19OViBpcyBub3Qgc2V0CkNPTkZJR19UQ1BfQ09OR19TQ0FMQUJMRT1tCkNPTkZJR19UQ1Bf Q09OR19MUD1tCkNPTkZJR19UQ1BfQ09OR19WRU5PPW0KQ09ORklHX1RDUF9DT05HX1lFQUg9bQpD T05GSUdfVENQX0NPTkdfSUxMSU5PSVM9bQpDT05GSUdfVENQX0NPTkdfRENUQ1A9bQojIENPTkZJ R19UQ1BfQ09OR19DREcgaXMgbm90IHNldAojIENPTkZJR19UQ1BfQ09OR19CQlIgaXMgbm90IHNl dApDT05GSUdfREVGQVVMVF9DVUJJQz15CiMgQ09ORklHX0RFRkFVTFRfUkVOTyBpcyBub3Qgc2V0 CkNPTkZJR19ERUZBVUxUX1RDUF9DT05HPSJjdWJpYyIKQ09ORklHX1RDUF9NRDVTSUc9eQpDT05G SUdfSVBWNj15CkNPTkZJR19JUFY2X1JPVVRFUl9QUkVGPXkKQ09ORklHX0lQVjZfUk9VVEVfSU5G Tz15CkNPTkZJR19JUFY2X09QVElNSVNUSUNfREFEPXkKQ09ORklHX0lORVQ2X0FIPW0KQ09ORklH X0lORVQ2X0VTUD1tCiMgQ09ORklHX0lORVQ2X0VTUF9PRkZMT0FEIGlzIG5vdCBzZXQKQ09ORklH X0lORVQ2X0lQQ09NUD1tCkNPTkZJR19JUFY2X01JUDY9bQojIENPTkZJR19JUFY2X0lMQSBpcyBu b3Qgc2V0CkNPTkZJR19JTkVUNl9YRlJNX1RVTk5FTD1tCkNPTkZJR19JTkVUNl9UVU5ORUw9bQpD T05GSUdfSU5FVDZfWEZSTV9NT0RFX1RSQU5TUE9SVD1tCkNPTkZJR19JTkVUNl9YRlJNX01PREVf VFVOTkVMPW0KQ09ORklHX0lORVQ2X1hGUk1fTU9ERV9CRUVUPW0KQ09ORklHX0lORVQ2X1hGUk1f TU9ERV9ST1VURU9QVElNSVpBVElPTj1tCkNPTkZJR19JUFY2X1ZUST1tCkNPTkZJR19JUFY2X1NJ VD1tCkNPTkZJR19JUFY2X1NJVF82UkQ9eQpDT05GSUdfSVBWNl9ORElTQ19OT0RFVFlQRT15CkNP TkZJR19JUFY2X1RVTk5FTD1tCkNPTkZJR19JUFY2X0dSRT1tCkNPTkZJR19JUFY2X0ZPVT1tCkNP TkZJR19JUFY2X0ZPVV9UVU5ORUw9bQpDT05GSUdfSVBWNl9NVUxUSVBMRV9UQUJMRVM9eQojIENP TkZJR19JUFY2X1NVQlRSRUVTIGlzIG5vdCBzZXQKQ09ORklHX0lQVjZfTVJPVVRFPXkKQ09ORklH X0lQVjZfTVJPVVRFX01VTFRJUExFX1RBQkxFUz15CkNPTkZJR19JUFY2X1BJTVNNX1YyPXkKQ09O RklHX0lQVjZfU0VHNl9MV1RVTk5FTD15CiMgQ09ORklHX0lQVjZfU0VHNl9ITUFDIGlzIG5vdCBz ZXQKQ09ORklHX0lQVjZfU0VHNl9CUEY9eQpDT05GSUdfTkVUTEFCRUw9eQpDT05GSUdfTkVUV09S S19TRUNNQVJLPXkKQ09ORklHX05FVF9QVFBfQ0xBU1NJRlk9eQpDT05GSUdfTkVUV09SS19QSFlf VElNRVNUQU1QSU5HPXkKQ09ORklHX05FVEZJTFRFUj15CkNPTkZJR19ORVRGSUxURVJfQURWQU5D RUQ9eQpDT05GSUdfQlJJREdFX05FVEZJTFRFUj1tCgojCiMgQ29yZSBOZXRmaWx0ZXIgQ29uZmln dXJhdGlvbgojCkNPTkZJR19ORVRGSUxURVJfSU5HUkVTUz15CkNPTkZJR19ORVRGSUxURVJfTkVU TElOSz1tCkNPTkZJR19ORVRGSUxURVJfRkFNSUxZX0JSSURHRT15CkNPTkZJR19ORVRGSUxURVJf RkFNSUxZX0FSUD15CkNPTkZJR19ORVRGSUxURVJfTkVUTElOS19BQ0NUPW0KQ09ORklHX05FVEZJ TFRFUl9ORVRMSU5LX1FVRVVFPW0KQ09ORklHX05FVEZJTFRFUl9ORVRMSU5LX0xPRz1tCkNPTkZJ R19ORVRGSUxURVJfTkVUTElOS19PU0Y9bQpDT05GSUdfTkZfQ09OTlRSQUNLPW0KQ09ORklHX05G X0xPR19DT01NT049bQojIENPTkZJR19ORl9MT0dfTkVUREVWIGlzIG5vdCBzZXQKQ09ORklHX05F VEZJTFRFUl9DT05OQ09VTlQ9bQpDT05GSUdfTkZfQ09OTlRSQUNLX01BUks9eQpDT05GSUdfTkZf Q09OTlRSQUNLX1NFQ01BUks9eQpDT05GSUdfTkZfQ09OTlRSQUNLX1pPTkVTPXkKQ09ORklHX05G X0NPTk5UUkFDS19QUk9DRlM9eQpDT05GSUdfTkZfQ09OTlRSQUNLX0VWRU5UUz15CkNPTkZJR19O Rl9DT05OVFJBQ0tfVElNRU9VVD15CkNPTkZJR19ORl9DT05OVFJBQ0tfVElNRVNUQU1QPXkKQ09O RklHX05GX0NPTk5UUkFDS19MQUJFTFM9eQpDT05GSUdfTkZfQ1RfUFJPVE9fRENDUD15CkNPTkZJ R19ORl9DVF9QUk9UT19HUkU9eQpDT05GSUdfTkZfQ1RfUFJPVE9fU0NUUD15CkNPTkZJR19ORl9D VF9QUk9UT19VRFBMSVRFPXkKQ09ORklHX05GX0NPTk5UUkFDS19BTUFOREE9bQpDT05GSUdfTkZf Q09OTlRSQUNLX0ZUUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfSDMyMz1tCkNPTkZJR19ORl9DT05O VFJBQ0tfSVJDPW0KQ09ORklHX05GX0NPTk5UUkFDS19CUk9BRENBU1Q9bQpDT05GSUdfTkZfQ09O TlRSQUNLX05FVEJJT1NfTlM9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NOTVA9bQpDT05GSUdfTkZf Q09OTlRSQUNLX1BQVFA9bQpDT05GSUdfTkZfQ09OTlRSQUNLX1NBTkU9bQpDT05GSUdfTkZfQ09O TlRSQUNLX1NJUD1tCkNPTkZJR19ORl9DT05OVFJBQ0tfVEZUUD1tCkNPTkZJR19ORl9DVF9ORVRM SU5LPW0KQ09ORklHX05GX0NUX05FVExJTktfVElNRU9VVD1tCiMgQ09ORklHX05FVEZJTFRFUl9O RVRMSU5LX0dMVUVfQ1QgaXMgbm90IHNldApDT05GSUdfTkZfTkFUPW0KQ09ORklHX05GX05BVF9O RUVERUQ9eQpDT05GSUdfTkZfTkFUX0FNQU5EQT1tCkNPTkZJR19ORl9OQVRfRlRQPW0KQ09ORklH X05GX05BVF9JUkM9bQpDT05GSUdfTkZfTkFUX1NJUD1tCkNPTkZJR19ORl9OQVRfVEZUUD1tCkNP TkZJR19ORl9OQVRfUkVESVJFQ1Q9eQpDT05GSUdfTkZfTkFUX01BU1FVRVJBREU9eQpDT05GSUdf TkVURklMVEVSX1NZTlBST1hZPW0KQ09ORklHX05GX1RBQkxFUz1tCiMgQ09ORklHX05GX1RBQkxF U19TRVQgaXMgbm90IHNldAojIENPTkZJR19ORl9UQUJMRVNfSU5FVCBpcyBub3Qgc2V0CiMgQ09O RklHX05GX1RBQkxFU19ORVRERVYgaXMgbm90IHNldAojIENPTkZJR19ORlRfTlVNR0VOIGlzIG5v dCBzZXQKQ09ORklHX05GVF9DVD1tCkNPTkZJR19ORlRfQ09VTlRFUj1tCiMgQ09ORklHX05GVF9D T05OTElNSVQgaXMgbm90IHNldApDT05GSUdfTkZUX0xPRz1tCkNPTkZJR19ORlRfTElNSVQ9bQpD T05GSUdfTkZUX01BU1E9bQpDT05GSUdfTkZUX1JFRElSPW0KIyBDT05GSUdfTkZUX1RVTk5FTCBp cyBub3Qgc2V0CiMgQ09ORklHX05GVF9PQkpSRUYgaXMgbm90IHNldApDT05GSUdfTkZUX1FVRVVF PW0KIyBDT05GSUdfTkZUX1FVT1RBIGlzIG5vdCBzZXQKQ09ORklHX05GVF9SRUpFQ1Q9bQpDT05G SUdfTkZUX0NPTVBBVD1tCkNPTkZJR19ORlRfSEFTSD1tCiMgQ09ORklHX05GVF9YRlJNIGlzIG5v dCBzZXQKIyBDT05GSUdfTkZUX1NPQ0tFVCBpcyBub3Qgc2V0CiMgQ09ORklHX05GVF9PU0YgaXMg bm90IHNldAojIENPTkZJR19ORlRfVFBST1hZIGlzIG5vdCBzZXQKIyBDT05GSUdfTkZfRkxPV19U QUJMRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRGSUxURVJfWFRBQkxFUz15CgojCiMgWHRhYmxlcyBj b21iaW5lZCBtb2R1bGVzCiMKQ09ORklHX05FVEZJTFRFUl9YVF9NQVJLPW0KQ09ORklHX05FVEZJ TFRFUl9YVF9DT05OTUFSSz1tCkNPTkZJR19ORVRGSUxURVJfWFRfU0VUPW0KCiMKIyBYdGFibGVz IHRhcmdldHMKIwpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9BVURJVD1tCkNPTkZJR19ORVRG SUxURVJfWFRfVEFSR0VUX0NIRUNLU1VNPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfQ0xB U1NJRlk9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9DT05OTUFSSz1tCkNPTkZJR19ORVRG SUxURVJfWFRfVEFSR0VUX0NPTk5TRUNNQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRf Q1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9EU0NQPW0KQ09ORklHX05FVEZJTFRFUl9Y VF9UQVJHRVRfSEw9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9ITUFSSz1tCkNPTkZJR19O RVRGSUxURVJfWFRfVEFSR0VUX0lETEVUSU1FUj1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VU X0xFRD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX0xPRz1tCkNPTkZJR19ORVRGSUxURVJf WFRfVEFSR0VUX01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX05BVD1tCkNPTkZJR19ORVRGSUxU RVJfWFRfVEFSR0VUX05FVE1BUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX05GTE9HPW0K Q09ORklHX05FVEZJTFRFUl9YVF9UQVJHRVRfTkZRVUVVRT1tCkNPTkZJR19ORVRGSUxURVJfWFRf VEFSR0VUX05PVFJBQ0s9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9SQVRFRVNUPW0KQ09O RklHX05FVEZJTFRFUl9YVF9UQVJHRVRfUkVESVJFQ1Q9bQpDT05GSUdfTkVURklMVEVSX1hUX1RB UkdFVF9URUU9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UUFJPWFk9bQpDT05GSUdfTkVU RklMVEVSX1hUX1RBUkdFVF9UUkFDRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfVEFSR0VUX1NFQ01B Uks9bQpDT05GSUdfTkVURklMVEVSX1hUX1RBUkdFVF9UQ1BNU1M9bQpDT05GSUdfTkVURklMVEVS X1hUX1RBUkdFVF9UQ1BPUFRTVFJJUD1tCgojCiMgWHRhYmxlcyBtYXRjaGVzCiMKQ09ORklHX05F VEZJTFRFUl9YVF9NQVRDSF9BRERSVFlQRT1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfQlBG PW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DR1JPVVA9bQpDT05GSUdfTkVURklMVEVSX1hU X01BVENIX0NMVVNURVI9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NPTU1FTlQ9bQpDT05G SUdfTkVURklMVEVSX1hUX01BVENIX0NPTk5CWVRFUz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFU Q0hfQ09OTkxBQkVMPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9DT05OTElNSVQ9bQpDT05G SUdfTkVURklMVEVSX1hUX01BVENIX0NPTk5NQVJLPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRD SF9DT05OVFJBQ0s9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0NQVT1tCkNPTkZJR19ORVRG SUxURVJfWFRfTUFUQ0hfRENDUD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfREVWR1JPVVA9 bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0RTQ1A9bQpDT05GSUdfTkVURklMVEVSX1hUX01B VENIX0VDTj1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfRVNQPW0KQ09ORklHX05FVEZJTFRF Ul9YVF9NQVRDSF9IQVNITElNSVQ9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX0hFTFBFUj1t CkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfSEw9bQojIENPTkZJR19ORVRGSUxURVJfWFRfTUFU Q0hfSVBDT01QIGlzIG5vdCBzZXQKQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9JUFJBTkdFPW0K Q09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9JUFZTPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRD SF9MMlRQPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9MRU5HVEg9bQpDT05GSUdfTkVURklM VEVSX1hUX01BVENIX0xJTUlUPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9NQUM9bQpDT05G SUdfTkVURklMVEVSX1hUX01BVENIX01BUks9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX01V TFRJUE9SVD1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfTkZBQ0NUPW0KQ09ORklHX05FVEZJ TFRFUl9YVF9NQVRDSF9PU0Y9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX09XTkVSPW0KQ09O RklHX05FVEZJTFRFUl9YVF9NQVRDSF9QT0xJQ1k9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENI X1BIWVNERVY9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1BLVFRZUEU9bQpDT05GSUdfTkVU RklMVEVSX1hUX01BVENIX1FVT1RBPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9SQVRFRVNU PW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9SRUFMTT1tCkNPTkZJR19ORVRGSUxURVJfWFRf TUFUQ0hfUkVDRU5UPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TQ1RQPW0KQ09ORklHX05F VEZJTFRFUl9YVF9NQVRDSF9TT0NLRVQ9bQpDT05GSUdfTkVURklMVEVSX1hUX01BVENIX1NUQVRF PW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9TVEFUSVNUSUM9bQpDT05GSUdfTkVURklMVEVS X1hUX01BVENIX1NUUklORz1tCkNPTkZJR19ORVRGSUxURVJfWFRfTUFUQ0hfVENQTVNTPW0KQ09O RklHX05FVEZJTFRFUl9YVF9NQVRDSF9USU1FPW0KQ09ORklHX05FVEZJTFRFUl9YVF9NQVRDSF9V MzI9bQpDT05GSUdfSVBfU0VUPW0KQ09ORklHX0lQX1NFVF9NQVg9MjU2CkNPTkZJR19JUF9TRVRf QklUTUFQX0lQPW0KQ09ORklHX0lQX1NFVF9CSVRNQVBfSVBNQUM9bQpDT05GSUdfSVBfU0VUX0JJ VE1BUF9QT1JUPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQPW0KQ09ORklHX0lQX1NFVF9IQVNIX0lQ TUFSSz1tCkNPTkZJR19JUF9TRVRfSEFTSF9JUFBPUlQ9bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQ T1JUSVA9bQpDT05GSUdfSVBfU0VUX0hBU0hfSVBQT1JUTkVUPW0KQ09ORklHX0lQX1NFVF9IQVNI X0lQTUFDPW0KQ09ORklHX0lQX1NFVF9IQVNIX01BQz1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVRQ T1JUTkVUPW0KQ09ORklHX0lQX1NFVF9IQVNIX05FVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVRO RVQ9bQpDT05GSUdfSVBfU0VUX0hBU0hfTkVUUE9SVD1tCkNPTkZJR19JUF9TRVRfSEFTSF9ORVRJ RkFDRT1tCkNPTkZJR19JUF9TRVRfTElTVF9TRVQ9bQpDT05GSUdfSVBfVlM9bQpDT05GSUdfSVBf VlNfSVBWNj15CiMgQ09ORklHX0lQX1ZTX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX1ZTX1RB Ql9CSVRTPTEyCgojCiMgSVBWUyB0cmFuc3BvcnQgcHJvdG9jb2wgbG9hZCBiYWxhbmNpbmcgc3Vw cG9ydAojCkNPTkZJR19JUF9WU19QUk9UT19UQ1A9eQpDT05GSUdfSVBfVlNfUFJPVE9fVURQPXkK Q09ORklHX0lQX1ZTX1BST1RPX0FIX0VTUD15CkNPTkZJR19JUF9WU19QUk9UT19FU1A9eQpDT05G SUdfSVBfVlNfUFJPVE9fQUg9eQpDT05GSUdfSVBfVlNfUFJPVE9fU0NUUD15CgojCiMgSVBWUyBz Y2hlZHVsZXIKIwpDT05GSUdfSVBfVlNfUlI9bQpDT05GSUdfSVBfVlNfV1JSPW0KQ09ORklHX0lQ X1ZTX0xDPW0KQ09ORklHX0lQX1ZTX1dMQz1tCiMgQ09ORklHX0lQX1ZTX0ZPIGlzIG5vdCBzZXQK IyBDT05GSUdfSVBfVlNfT1ZGIGlzIG5vdCBzZXQKQ09ORklHX0lQX1ZTX0xCTEM9bQpDT05GSUdf SVBfVlNfTEJMQ1I9bQpDT05GSUdfSVBfVlNfREg9bQpDT05GSUdfSVBfVlNfU0g9bQojIENPTkZJ R19JUF9WU19NSCBpcyBub3Qgc2V0CkNPTkZJR19JUF9WU19TRUQ9bQpDT05GSUdfSVBfVlNfTlE9 bQoKIwojIElQVlMgU0ggc2NoZWR1bGVyCiMKQ09ORklHX0lQX1ZTX1NIX1RBQl9CSVRTPTgKCiMK IyBJUFZTIE1IIHNjaGVkdWxlcgojCkNPTkZJR19JUF9WU19NSF9UQUJfSU5ERVg9MTIKCiMKIyBJ UFZTIGFwcGxpY2F0aW9uIGhlbHBlcgojCkNPTkZJR19JUF9WU19GVFA9bQpDT05GSUdfSVBfVlNf TkZDVD15CkNPTkZJR19JUF9WU19QRV9TSVA9bQoKIwojIElQOiBOZXRmaWx0ZXIgQ29uZmlndXJh dGlvbgojCkNPTkZJR19ORl9ERUZSQUdfSVBWND1tCkNPTkZJR19ORl9TT0NLRVRfSVBWND1tCkNP TkZJR19ORl9UUFJPWFlfSVBWND1tCiMgQ09ORklHX05GX1RBQkxFU19JUFY0IGlzIG5vdCBzZXQK IyBDT05GSUdfTkZfVEFCTEVTX0FSUCBpcyBub3Qgc2V0CkNPTkZJR19ORl9EVVBfSVBWND1tCiMg Q09ORklHX05GX0xPR19BUlAgaXMgbm90IHNldApDT05GSUdfTkZfTE9HX0lQVjQ9bQpDT05GSUdf TkZfUkVKRUNUX0lQVjQ9bQpDT05GSUdfTkZfTkFUX1NOTVBfQkFTSUM9bQpDT05GSUdfTkZfTkFU X1BQVFA9bQpDT05GSUdfTkZfTkFUX0gzMjM9bQpDT05GSUdfSVBfTkZfSVBUQUJMRVM9bQpDT05G SUdfSVBfTkZfTUFUQ0hfQUg9bQpDT05GSUdfSVBfTkZfTUFUQ0hfRUNOPW0KQ09ORklHX0lQX05G X01BVENIX1JQRklMVEVSPW0KQ09ORklHX0lQX05GX01BVENIX1RUTD1tCkNPTkZJR19JUF9ORl9G SUxURVI9bQpDT05GSUdfSVBfTkZfVEFSR0VUX1JFSkVDVD1tCkNPTkZJR19JUF9ORl9UQVJHRVRf U1lOUFJPWFk9bQpDT05GSUdfSVBfTkZfTkFUPW0KQ09ORklHX0lQX05GX1RBUkdFVF9NQVNRVUVS QURFPW0KQ09ORklHX0lQX05GX1RBUkdFVF9ORVRNQVA9bQpDT05GSUdfSVBfTkZfVEFSR0VUX1JF RElSRUNUPW0KQ09ORklHX0lQX05GX01BTkdMRT1tCkNPTkZJR19JUF9ORl9UQVJHRVRfQ0xVU1RF UklQPW0KQ09ORklHX0lQX05GX1RBUkdFVF9FQ049bQpDT05GSUdfSVBfTkZfVEFSR0VUX1RUTD1t CkNPTkZJR19JUF9ORl9SQVc9bQpDT05GSUdfSVBfTkZfU0VDVVJJVFk9bQpDT05GSUdfSVBfTkZf QVJQVEFCTEVTPW0KQ09ORklHX0lQX05GX0FSUEZJTFRFUj1tCkNPTkZJR19JUF9ORl9BUlBfTUFO R0xFPW0KCiMKIyBJUHY2OiBOZXRmaWx0ZXIgQ29uZmlndXJhdGlvbgojCkNPTkZJR19ORl9TT0NL RVRfSVBWNj1tCkNPTkZJR19ORl9UUFJPWFlfSVBWNj1tCiMgQ09ORklHX05GX1RBQkxFU19JUFY2 IGlzIG5vdCBzZXQKQ09ORklHX05GX0RVUF9JUFY2PW0KQ09ORklHX05GX1JFSkVDVF9JUFY2PW0K Q09ORklHX05GX0xPR19JUFY2PW0KQ09ORklHX0lQNl9ORl9JUFRBQkxFUz1tCkNPTkZJR19JUDZf TkZfTUFUQ0hfQUg9bQpDT05GSUdfSVA2X05GX01BVENIX0VVSTY0PW0KQ09ORklHX0lQNl9ORl9N QVRDSF9GUkFHPW0KQ09ORklHX0lQNl9ORl9NQVRDSF9PUFRTPW0KQ09ORklHX0lQNl9ORl9NQVRD SF9ITD1tCkNPTkZJR19JUDZfTkZfTUFUQ0hfSVBWNkhFQURFUj1tCkNPTkZJR19JUDZfTkZfTUFU Q0hfTUg9bQpDT05GSUdfSVA2X05GX01BVENIX1JQRklMVEVSPW0KQ09ORklHX0lQNl9ORl9NQVRD SF9SVD1tCiMgQ09ORklHX0lQNl9ORl9NQVRDSF9TUkggaXMgbm90IHNldApDT05GSUdfSVA2X05G X1RBUkdFVF9ITD1tCkNPTkZJR19JUDZfTkZfRklMVEVSPW0KQ09ORklHX0lQNl9ORl9UQVJHRVRf UkVKRUNUPW0KQ09ORklHX0lQNl9ORl9UQVJHRVRfU1lOUFJPWFk9bQpDT05GSUdfSVA2X05GX01B TkdMRT1tCkNPTkZJR19JUDZfTkZfUkFXPW0KQ09ORklHX0lQNl9ORl9TRUNVUklUWT1tCkNPTkZJ R19JUDZfTkZfTkFUPW0KQ09ORklHX0lQNl9ORl9UQVJHRVRfTUFTUVVFUkFERT1tCkNPTkZJR19J UDZfTkZfVEFSR0VUX05QVD1tCkNPTkZJR19ORl9ERUZSQUdfSVBWNj1tCiMgQ09ORklHX05GX1RB QkxFU19CUklER0UgaXMgbm90IHNldApDT05GSUdfQlJJREdFX05GX0VCVEFCTEVTPW0KQ09ORklH X0JSSURHRV9FQlRfQlJPVVRFPW0KQ09ORklHX0JSSURHRV9FQlRfVF9GSUxURVI9bQpDT05GSUdf QlJJREdFX0VCVF9UX05BVD1tCkNPTkZJR19CUklER0VfRUJUXzgwMl8zPW0KQ09ORklHX0JSSURH RV9FQlRfQU1PTkc9bQpDT05GSUdfQlJJREdFX0VCVF9BUlA9bQpDT05GSUdfQlJJREdFX0VCVF9J UD1tCkNPTkZJR19CUklER0VfRUJUX0lQNj1tCkNPTkZJR19CUklER0VfRUJUX0xJTUlUPW0KQ09O RklHX0JSSURHRV9FQlRfTUFSSz1tCkNPTkZJR19CUklER0VfRUJUX1BLVFRZUEU9bQpDT05GSUdf QlJJREdFX0VCVF9TVFA9bQpDT05GSUdfQlJJREdFX0VCVF9WTEFOPW0KQ09ORklHX0JSSURHRV9F QlRfQVJQUkVQTFk9bQpDT05GSUdfQlJJREdFX0VCVF9ETkFUPW0KQ09ORklHX0JSSURHRV9FQlRf TUFSS19UPW0KQ09ORklHX0JSSURHRV9FQlRfUkVESVJFQ1Q9bQpDT05GSUdfQlJJREdFX0VCVF9T TkFUPW0KQ09ORklHX0JSSURHRV9FQlRfTE9HPW0KQ09ORklHX0JSSURHRV9FQlRfTkZMT0c9bQoj IENPTkZJR19CUEZJTFRFUiBpcyBub3Qgc2V0CkNPTkZJR19JUF9EQ0NQPW0KQ09ORklHX0lORVRf RENDUF9ESUFHPW0KCiMKIyBEQ0NQIENDSURzIENvbmZpZ3VyYXRpb24KIwojIENPTkZJR19JUF9E Q0NQX0NDSUQyX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX0RDQ1BfQ0NJRDM9eQojIENPTkZJ R19JUF9EQ0NQX0NDSUQzX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0lQX0RDQ1BfVEZSQ19MSUI9 eQoKIwojIERDQ1AgS2VybmVsIEhhY2tpbmcKIwojIENPTkZJR19JUF9EQ0NQX0RFQlVHIGlzIG5v dCBzZXQKQ09ORklHX0lQX1NDVFA9bQojIENPTkZJR19TQ1RQX0RCR19PQkpDTlQgaXMgbm90IHNl dAojIENPTkZJR19TQ1RQX0RFRkFVTFRfQ09PS0lFX0hNQUNfTUQ1IGlzIG5vdCBzZXQKQ09ORklH X1NDVFBfREVGQVVMVF9DT09LSUVfSE1BQ19TSEExPXkKIyBDT05GSUdfU0NUUF9ERUZBVUxUX0NP T0tJRV9ITUFDX05PTkUgaXMgbm90IHNldApDT05GSUdfU0NUUF9DT09LSUVfSE1BQ19NRDU9eQpD T05GSUdfU0NUUF9DT09LSUVfSE1BQ19TSEExPXkKQ09ORklHX0lORVRfU0NUUF9ESUFHPW0KIyBD T05GSUdfUkRTIGlzIG5vdCBzZXQKIyBDT05GSUdfVElQQyBpcyBub3Qgc2V0CkNPTkZJR19BVE09 bQpDT05GSUdfQVRNX0NMSVA9bQojIENPTkZJR19BVE1fQ0xJUF9OT19JQ01QIGlzIG5vdCBzZXQK Q09ORklHX0FUTV9MQU5FPW0KIyBDT05GSUdfQVRNX01QT0EgaXMgbm90IHNldApDT05GSUdfQVRN X0JSMjY4ND1tCiMgQ09ORklHX0FUTV9CUjI2ODRfSVBGSUxURVIgaXMgbm90IHNldApDT05GSUdf TDJUUD1tCkNPTkZJR19MMlRQX0RFQlVHRlM9bQpDT05GSUdfTDJUUF9WMz15CkNPTkZJR19MMlRQ X0lQPW0KQ09ORklHX0wyVFBfRVRIPW0KQ09ORklHX1NUUD1tCkNPTkZJR19HQVJQPW0KQ09ORklH X01SUD1tCkNPTkZJR19CUklER0U9bQpDT05GSUdfQlJJREdFX0lHTVBfU05PT1BJTkc9eQpDT05G SUdfQlJJREdFX1ZMQU5fRklMVEVSSU5HPXkKQ09ORklHX0hBVkVfTkVUX0RTQT15CiMgQ09ORklH X05FVF9EU0EgaXMgbm90IHNldApDT05GSUdfVkxBTl84MDIxUT1tCkNPTkZJR19WTEFOXzgwMjFR X0dWUlA9eQpDT05GSUdfVkxBTl84MDIxUV9NVlJQPXkKIyBDT05GSUdfREVDTkVUIGlzIG5vdCBz ZXQKQ09ORklHX0xMQz1tCiMgQ09ORklHX0xMQzIgaXMgbm90IHNldAojIENPTkZJR19BVEFMSyBp cyBub3Qgc2V0CiMgQ09ORklHX1gyNSBpcyBub3Qgc2V0CiMgQ09ORklHX0xBUEIgaXMgbm90IHNl dAojIENPTkZJR19QSE9ORVQgaXMgbm90IHNldApDT05GSUdfNkxPV1BBTj1tCiMgQ09ORklHXzZM T1dQQU5fREVCVUdGUyBpcyBub3Qgc2V0CkNPTkZJR182TE9XUEFOX05IQz1tCkNPTkZJR182TE9X UEFOX05IQ19ERVNUPW0KQ09ORklHXzZMT1dQQU5fTkhDX0ZSQUdNRU5UPW0KQ09ORklHXzZMT1dQ QU5fTkhDX0hPUD1tCkNPTkZJR182TE9XUEFOX05IQ19JUFY2PW0KQ09ORklHXzZMT1dQQU5fTkhD X01PQklMSVRZPW0KQ09ORklHXzZMT1dQQU5fTkhDX1JPVVRJTkc9bQpDT05GSUdfNkxPV1BBTl9O SENfVURQPW0KIyBDT05GSUdfNkxPV1BBTl9HSENfRVhUX0hEUl9IT1AgaXMgbm90IHNldAojIENP TkZJR182TE9XUEFOX0dIQ19VRFAgaXMgbm90IHNldAojIENPTkZJR182TE9XUEFOX0dIQ19JQ01Q VjYgaXMgbm90IHNldAojIENPTkZJR182TE9XUEFOX0dIQ19FWFRfSERSX0RFU1QgaXMgbm90IHNl dAojIENPTkZJR182TE9XUEFOX0dIQ19FWFRfSERSX0ZSQUcgaXMgbm90IHNldAojIENPTkZJR182 TE9XUEFOX0dIQ19FWFRfSERSX1JPVVRFIGlzIG5vdCBzZXQKQ09ORklHX0lFRUU4MDIxNTQ9bQoj IENPTkZJR19JRUVFODAyMTU0X05MODAyMTU0X0VYUEVSSU1FTlRBTCBpcyBub3Qgc2V0CkNPTkZJ R19JRUVFODAyMTU0X1NPQ0tFVD1tCkNPTkZJR19JRUVFODAyMTU0XzZMT1dQQU49bQpDT05GSUdf TUFDODAyMTU0PW0KQ09ORklHX05FVF9TQ0hFRD15CgojCiMgUXVldWVpbmcvU2NoZWR1bGluZwoj CkNPTkZJR19ORVRfU0NIX0NCUT1tCkNPTkZJR19ORVRfU0NIX0hUQj1tCkNPTkZJR19ORVRfU0NI X0hGU0M9bQpDT05GSUdfTkVUX1NDSF9BVE09bQpDT05GSUdfTkVUX1NDSF9QUklPPW0KQ09ORklH X05FVF9TQ0hfTVVMVElRPW0KQ09ORklHX05FVF9TQ0hfUkVEPW0KQ09ORklHX05FVF9TQ0hfU0ZC PW0KQ09ORklHX05FVF9TQ0hfU0ZRPW0KQ09ORklHX05FVF9TQ0hfVEVRTD1tCkNPTkZJR19ORVRf U0NIX1RCRj1tCiMgQ09ORklHX05FVF9TQ0hfQ0JTIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ND SF9FVEYgaXMgbm90IHNldAojIENPTkZJR19ORVRfU0NIX1RBUFJJTyBpcyBub3Qgc2V0CkNPTkZJ R19ORVRfU0NIX0dSRUQ9bQpDT05GSUdfTkVUX1NDSF9EU01BUks9bQpDT05GSUdfTkVUX1NDSF9O RVRFTT1tCkNPTkZJR19ORVRfU0NIX0RSUj1tCkNPTkZJR19ORVRfU0NIX01RUFJJTz1tCiMgQ09O RklHX05FVF9TQ0hfU0tCUFJJTyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX0NIT0tFPW0KQ09O RklHX05FVF9TQ0hfUUZRPW0KQ09ORklHX05FVF9TQ0hfQ09ERUw9bQpDT05GSUdfTkVUX1NDSF9G UV9DT0RFTD1tCiMgQ09ORklHX05FVF9TQ0hfQ0FLRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NI X0ZRPW0KIyBDT05GSUdfTkVUX1NDSF9ISEYgaXMgbm90IHNldAojIENPTkZJR19ORVRfU0NIX1BJ RSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfU0NIX0lOR1JFU1M9bQpDT05GSUdfTkVUX1NDSF9QTFVH PW0KIyBDT05GSUdfTkVUX1NDSF9ERUZBVUxUIGlzIG5vdCBzZXQKCiMKIyBDbGFzc2lmaWNhdGlv bgojCkNPTkZJR19ORVRfQ0xTPXkKQ09ORklHX05FVF9DTFNfQkFTSUM9bQpDT05GSUdfTkVUX0NM U19UQ0lOREVYPW0KQ09ORklHX05FVF9DTFNfUk9VVEU0PW0KQ09ORklHX05FVF9DTFNfRlc9bQpD T05GSUdfTkVUX0NMU19VMzI9bQpDT05GSUdfQ0xTX1UzMl9QRVJGPXkKQ09ORklHX0NMU19VMzJf TUFSSz15CkNPTkZJR19ORVRfQ0xTX1JTVlA9bQpDT05GSUdfTkVUX0NMU19SU1ZQNj1tCkNPTkZJ R19ORVRfQ0xTX0ZMT1c9bQpDT05GSUdfTkVUX0NMU19DR1JPVVA9eQpDT05GSUdfTkVUX0NMU19C UEY9bQpDT05GSUdfTkVUX0NMU19GTE9XRVI9bQpDT05GSUdfTkVUX0NMU19NQVRDSEFMTD1tCkNP TkZJR19ORVRfRU1BVENIPXkKQ09ORklHX05FVF9FTUFUQ0hfU1RBQ0s9MzIKQ09ORklHX05FVF9F TUFUQ0hfQ01QPW0KQ09ORklHX05FVF9FTUFUQ0hfTkJZVEU9bQpDT05GSUdfTkVUX0VNQVRDSF9V MzI9bQpDT05GSUdfTkVUX0VNQVRDSF9NRVRBPW0KQ09ORklHX05FVF9FTUFUQ0hfVEVYVD1tCiMg Q09ORklHX05FVF9FTUFUQ0hfQ0FOSUQgaXMgbm90IHNldApDT05GSUdfTkVUX0VNQVRDSF9JUFNF VD1tCiMgQ09ORklHX05FVF9FTUFUQ0hfSVBUIGlzIG5vdCBzZXQKQ09ORklHX05FVF9DTFNfQUNU PXkKQ09ORklHX05FVF9BQ1RfUE9MSUNFPW0KQ09ORklHX05FVF9BQ1RfR0FDVD1tCkNPTkZJR19H QUNUX1BST0I9eQpDT05GSUdfTkVUX0FDVF9NSVJSRUQ9bQpDT05GSUdfTkVUX0FDVF9TQU1QTEU9 bQpDT05GSUdfTkVUX0FDVF9JUFQ9bQpDT05GSUdfTkVUX0FDVF9OQVQ9bQpDT05GSUdfTkVUX0FD VF9QRURJVD1tCkNPTkZJR19ORVRfQUNUX1NJTVA9bQpDT05GSUdfTkVUX0FDVF9TS0JFRElUPW0K Q09ORklHX05FVF9BQ1RfQ1NVTT1tCkNPTkZJR19ORVRfQUNUX1ZMQU49bQojIENPTkZJR19ORVRf QUNUX0JQRiBpcyBub3Qgc2V0CkNPTkZJR19ORVRfQUNUX0NPTk5NQVJLPW0KQ09ORklHX05FVF9B Q1RfU0tCTU9EPW0KIyBDT05GSUdfTkVUX0FDVF9JRkUgaXMgbm90IHNldApDT05GSUdfTkVUX0FD VF9UVU5ORUxfS0VZPW0KQ09ORklHX05FVF9DTFNfSU5EPXkKQ09ORklHX05FVF9TQ0hfRklGTz15 CkNPTkZJR19EQ0I9eQpDT05GSUdfRE5TX1JFU09MVkVSPW0KIyBDT05GSUdfQkFUTUFOX0FEViBp cyBub3Qgc2V0CkNPTkZJR19PUEVOVlNXSVRDSD1tCkNPTkZJR19PUEVOVlNXSVRDSF9HUkU9bQpD T05GSUdfT1BFTlZTV0lUQ0hfVlhMQU49bQpDT05GSUdfT1BFTlZTV0lUQ0hfR0VORVZFPW0KQ09O RklHX1ZTT0NLRVRTPW0KQ09ORklHX1ZTT0NLRVRTX0RJQUc9bQpDT05GSUdfVk1XQVJFX1ZNQ0lf VlNPQ0tFVFM9bQpDT05GSUdfVklSVElPX1ZTT0NLRVRTPW0KQ09ORklHX1ZJUlRJT19WU09DS0VU U19DT01NT049bQpDT05GSUdfSFlQRVJWX1ZTT0NLRVRTPW0KQ09ORklHX05FVExJTktfRElBRz1t CkNPTkZJR19NUExTPXkKQ09ORklHX05FVF9NUExTX0dTTz15CiMgQ09ORklHX01QTFNfUk9VVElO RyBpcyBub3Qgc2V0CkNPTkZJR19ORVRfTlNIPW0KIyBDT05GSUdfSFNSIGlzIG5vdCBzZXQKQ09O RklHX05FVF9TV0lUQ0hERVY9eQpDT05GSUdfTkVUX0wzX01BU1RFUl9ERVY9eQojIENPTkZJR19O RVRfTkNTSSBpcyBub3Qgc2V0CkNPTkZJR19SUFM9eQpDT05GSUdfUkZTX0FDQ0VMPXkKQ09ORklH X1hQUz15CiMgQ09ORklHX0NHUk9VUF9ORVRfUFJJTyBpcyBub3Qgc2V0CkNPTkZJR19DR1JPVVBf TkVUX0NMQVNTSUQ9eQpDT05GSUdfTkVUX1JYX0JVU1lfUE9MTD15CkNPTkZJR19CUUw9eQpDT05G SUdfQlBGX0pJVD15CkNPTkZJR19CUEZfU1RSRUFNX1BBUlNFUj15CkNPTkZJR19ORVRfRkxPV19M SU1JVD15CgojCiMgTmV0d29yayB0ZXN0aW5nCiMKQ09ORklHX05FVF9QS1RHRU49bQpDT05GSUdf TkVUX0RST1BfTU9OSVRPUj15CiMgQ09ORklHX0hBTVJBRElPIGlzIG5vdCBzZXQKQ09ORklHX0NB Tj1tCkNPTkZJR19DQU5fUkFXPW0KQ09ORklHX0NBTl9CQ009bQpDT05GSUdfQ0FOX0dXPW0KCiMK IyBDQU4gRGV2aWNlIERyaXZlcnMKIwpDT05GSUdfQ0FOX1ZDQU49bQojIENPTkZJR19DQU5fVlhD QU4gaXMgbm90IHNldApDT05GSUdfQ0FOX1NMQ0FOPW0KQ09ORklHX0NBTl9ERVY9bQpDT05GSUdf Q0FOX0NBTENfQklUVElNSU5HPXkKQ09ORklHX0NBTl9DX0NBTj1tCkNPTkZJR19DQU5fQ19DQU5f UExBVEZPUk09bQpDT05GSUdfQ0FOX0NfQ0FOX1BDST1tCkNPTkZJR19DQU5fQ0M3NzA9bQojIENP TkZJR19DQU5fQ0M3NzBfSVNBIGlzIG5vdCBzZXQKQ09ORklHX0NBTl9DQzc3MF9QTEFURk9STT1t CiMgQ09ORklHX0NBTl9JRklfQ0FORkQgaXMgbm90IHNldAojIENPTkZJR19DQU5fTV9DQU4gaXMg bm90IHNldAojIENPTkZJR19DQU5fUEVBS19QQ0lFRkQgaXMgbm90IHNldApDT05GSUdfQ0FOX1NK QTEwMDA9bQojIENPTkZJR19DQU5fU0pBMTAwMF9JU0EgaXMgbm90IHNldApDT05GSUdfQ0FOX1NK QTEwMDBfUExBVEZPUk09bQpDT05GSUdfQ0FOX0VNU19QQ0k9bQpDT05GSUdfQ0FOX1BFQUtfUENJ PW0KQ09ORklHX0NBTl9QRUFLX1BDSUVDPXkKQ09ORklHX0NBTl9LVkFTRVJfUENJPW0KQ09ORklH X0NBTl9QTFhfUENJPW0KQ09ORklHX0NBTl9TT0ZUSU5HPW0KCiMKIyBDQU4gU1BJIGludGVyZmFj ZXMKIwojIENPTkZJR19DQU5fSEkzMTFYIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0FOX01DUDI1MVgg aXMgbm90IHNldAoKIwojIENBTiBVU0IgaW50ZXJmYWNlcwojCkNPTkZJR19DQU5fOERFVl9VU0I9 bQpDT05GSUdfQ0FOX0VNU19VU0I9bQpDT05GSUdfQ0FOX0VTRF9VU0IyPW0KIyBDT05GSUdfQ0FO X0dTX1VTQiBpcyBub3Qgc2V0CkNPTkZJR19DQU5fS1ZBU0VSX1VTQj1tCiMgQ09ORklHX0NBTl9N Q0JBX1VTQiBpcyBub3Qgc2V0CkNPTkZJR19DQU5fUEVBS19VU0I9bQojIENPTkZJR19DQU5fVUNB TiBpcyBub3Qgc2V0CiMgQ09ORklHX0NBTl9ERUJVR19ERVZJQ0VTIGlzIG5vdCBzZXQKQ09ORklH X0JUPW0KQ09ORklHX0JUX0JSRURSPXkKQ09ORklHX0JUX1JGQ09NTT1tCkNPTkZJR19CVF9SRkNP TU1fVFRZPXkKQ09ORklHX0JUX0JORVA9bQpDT05GSUdfQlRfQk5FUF9NQ19GSUxURVI9eQpDT05G SUdfQlRfQk5FUF9QUk9UT19GSUxURVI9eQpDT05GSUdfQlRfQ01UUD1tCkNPTkZJR19CVF9ISURQ PW0KQ09ORklHX0JUX0hTPXkKQ09ORklHX0JUX0xFPXkKIyBDT05GSUdfQlRfNkxPV1BBTiBpcyBu b3Qgc2V0CiMgQ09ORklHX0JUX0xFRFMgaXMgbm90IHNldAojIENPTkZJR19CVF9TRUxGVEVTVCBp cyBub3Qgc2V0CkNPTkZJR19CVF9ERUJVR0ZTPXkKCiMKIyBCbHVldG9vdGggZGV2aWNlIGRyaXZl cnMKIwpDT05GSUdfQlRfSU5URUw9bQpDT05GSUdfQlRfQkNNPW0KQ09ORklHX0JUX1JUTD1tCkNP TkZJR19CVF9IQ0lCVFVTQj1tCiMgQ09ORklHX0JUX0hDSUJUVVNCX0FVVE9TVVNQRU5EIGlzIG5v dCBzZXQKQ09ORklHX0JUX0hDSUJUVVNCX0JDTT15CkNPTkZJR19CVF9IQ0lCVFVTQl9SVEw9eQpD T05GSUdfQlRfSENJQlRTRElPPW0KQ09ORklHX0JUX0hDSVVBUlQ9bQpDT05GSUdfQlRfSENJVUFS VF9IND15CkNPTkZJR19CVF9IQ0lVQVJUX0JDU1A9eQpDT05GSUdfQlRfSENJVUFSVF9BVEgzSz15 CiMgQ09ORklHX0JUX0hDSVVBUlRfSU5URUwgaXMgbm90IHNldAojIENPTkZJR19CVF9IQ0lVQVJU X0FHNlhYIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRfSENJVUFSVF9NUlZMIGlzIG5vdCBzZXQKQ09O RklHX0JUX0hDSUJDTTIwM1g9bQpDT05GSUdfQlRfSENJQlBBMTBYPW0KQ09ORklHX0JUX0hDSUJG VVNCPW0KQ09ORklHX0JUX0hDSVZIQ0k9bQpDT05GSUdfQlRfTVJWTD1tCkNPTkZJR19CVF9NUlZM X1NESU89bQpDT05GSUdfQlRfQVRIM0s9bQojIENPTkZJR19BRl9SWFJQQyBpcyBub3Qgc2V0CiMg Q09ORklHX0FGX0tDTSBpcyBub3Qgc2V0CkNPTkZJR19TVFJFQU1fUEFSU0VSPXkKQ09ORklHX0ZJ Ql9SVUxFUz15CkNPTkZJR19XSVJFTEVTUz15CkNPTkZJR19XSVJFTEVTU19FWFQ9eQpDT05GSUdf V0VYVF9DT1JFPXkKQ09ORklHX1dFWFRfUFJPQz15CkNPTkZJR19XRVhUX1BSSVY9eQpDT05GSUdf Q0ZHODAyMTE9bQojIENPTkZJR19OTDgwMjExX1RFU1RNT0RFIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0ZHODAyMTFfREVWRUxPUEVSX1dBUk5JTkdTIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0ZHODAyMTFf Q0VSVElGSUNBVElPTl9PTlVTIGlzIG5vdCBzZXQKQ09ORklHX0NGRzgwMjExX1JFUVVJUkVfU0lH TkVEX1JFR0RCPXkKQ09ORklHX0NGRzgwMjExX1VTRV9LRVJORUxfUkVHREJfS0VZUz15CkNPTkZJ R19DRkc4MDIxMV9ERUZBVUxUX1BTPXkKIyBDT05GSUdfQ0ZHODAyMTFfREVCVUdGUyBpcyBub3Qg c2V0CkNPTkZJR19DRkc4MDIxMV9DUkRBX1NVUFBPUlQ9eQpDT05GSUdfQ0ZHODAyMTFfV0VYVD15 CkNPTkZJR19MSUI4MDIxMT1tCiMgQ09ORklHX0xJQjgwMjExX0RFQlVHIGlzIG5vdCBzZXQKQ09O RklHX01BQzgwMjExPW0KQ09ORklHX01BQzgwMjExX0hBU19SQz15CkNPTkZJR19NQUM4MDIxMV9S Q19NSU5TVFJFTD15CkNPTkZJR19NQUM4MDIxMV9SQ19ERUZBVUxUX01JTlNUUkVMPXkKQ09ORklH X01BQzgwMjExX1JDX0RFRkFVTFQ9Im1pbnN0cmVsX2h0IgpDT05GSUdfTUFDODAyMTFfTUVTSD15 CkNPTkZJR19NQUM4MDIxMV9MRURTPXkKQ09ORklHX01BQzgwMjExX0RFQlVHRlM9eQojIENPTkZJ R19NQUM4MDIxMV9NRVNTQUdFX1RSQUNJTkcgaXMgbm90IHNldAojIENPTkZJR19NQUM4MDIxMV9E RUJVR19NRU5VIGlzIG5vdCBzZXQKQ09ORklHX01BQzgwMjExX1NUQV9IQVNIX01BWF9TSVpFPTAK IyBDT05GSUdfV0lNQVggaXMgbm90IHNldApDT05GSUdfUkZLSUxMPW0KQ09ORklHX1JGS0lMTF9M RURTPXkKQ09ORklHX1JGS0lMTF9JTlBVVD15CiMgQ09ORklHX1JGS0lMTF9HUElPIGlzIG5vdCBz ZXQKQ09ORklHX05FVF85UD15CkNPTkZJR19ORVRfOVBfVklSVElPPXkKIyBDT05GSUdfTkVUXzlQ X1hFTiBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF85UF9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklH X0NBSUYgaXMgbm90IHNldApDT05GSUdfQ0VQSF9MSUI9bQojIENPTkZJR19DRVBIX0xJQl9QUkVU VFlERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19DRVBIX0xJQl9VU0VfRE5TX1JFU09MVkVSPXkKIyBD T05GSUdfTkZDIGlzIG5vdCBzZXQKQ09ORklHX1BTQU1QTEU9bQojIENPTkZJR19ORVRfSUZFIGlz IG5vdCBzZXQKQ09ORklHX0xXVFVOTkVMPXkKQ09ORklHX0xXVFVOTkVMX0JQRj15CkNPTkZJR19E U1RfQ0FDSEU9eQpDT05GSUdfR1JPX0NFTExTPXkKQ09ORklHX05FVF9TT0NLX01TRz15CiMgQ09O RklHX05FVF9ERVZMSU5LIGlzIG5vdCBzZXQKQ09ORklHX0ZBSUxPVkVSPW0KQ09ORklHX0hBVkVf RUJQRl9KSVQ9eQoKIwojIERldmljZSBEcml2ZXJzCiMKQ09ORklHX0hBVkVfRUlTQT15CiMgQ09O RklHX0VJU0EgaXMgbm90IHNldApDT05GSUdfSEFWRV9QQ0k9eQpDT05GSUdfUENJPXkKQ09ORklH X1BDSV9ET01BSU5TPXkKQ09ORklHX1BDSUVQT1JUQlVTPXkKQ09ORklHX0hPVFBMVUdfUENJX1BD SUU9eQpDT05GSUdfUENJRUFFUj15CkNPTkZJR19QQ0lFQUVSX0lOSkVDVD1tCkNPTkZJR19QQ0lF X0VDUkM9eQpDT05GSUdfUENJRUFTUE09eQojIENPTkZJR19QQ0lFQVNQTV9ERUJVRyBpcyBub3Qg c2V0CkNPTkZJR19QQ0lFQVNQTV9ERUZBVUxUPXkKIyBDT05GSUdfUENJRUFTUE1fUE9XRVJTQVZF IGlzIG5vdCBzZXQKIyBDT05GSUdfUENJRUFTUE1fUE9XRVJfU1VQRVJTQVZFIGlzIG5vdCBzZXQK IyBDT05GSUdfUENJRUFTUE1fUEVSRk9STUFOQ0UgaXMgbm90IHNldApDT05GSUdfUENJRV9QTUU9 eQojIENPTkZJR19QQ0lFX0RQQyBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSUVfUFRNIGlzIG5vdCBz ZXQKQ09ORklHX1BDSV9NU0k9eQpDT05GSUdfUENJX01TSV9JUlFfRE9NQUlOPXkKQ09ORklHX1BD SV9RVUlSS1M9eQojIENPTkZJR19QQ0lfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19QQ0lfUkVB TExPQ19FTkFCTEVfQVVUTyBpcyBub3Qgc2V0CkNPTkZJR19QQ0lfU1RVQj15CiMgQ09ORklHX1BD SV9QRl9TVFVCIGlzIG5vdCBzZXQKIyBDT05GSUdfWEVOX1BDSURFVl9GUk9OVEVORCBpcyBub3Qg c2V0CkNPTkZJR19QQ0lfQVRTPXkKQ09ORklHX1BDSV9MT0NLTEVTU19DT05GSUc9eQpDT05GSUdf UENJX0lPVj15CkNPTkZJR19QQ0lfUFJJPXkKQ09ORklHX1BDSV9QQVNJRD15CiMgQ09ORklHX1BD SV9QMlBETUEgaXMgbm90IHNldApDT05GSUdfUENJX0xBQkVMPXkKQ09ORklHX1BDSV9IWVBFUlY9 bQpDT05GSUdfSE9UUExVR19QQ0k9eQpDT05GSUdfSE9UUExVR19QQ0lfQUNQST15CkNPTkZJR19I T1RQTFVHX1BDSV9BQ1BJX0lCTT1tCiMgQ09ORklHX0hPVFBMVUdfUENJX0NQQ0kgaXMgbm90IHNl dApDT05GSUdfSE9UUExVR19QQ0lfU0hQQz15CgojCiMgUENJIGNvbnRyb2xsZXIgZHJpdmVycwoj CgojCiMgQ2FkZW5jZSBQQ0llIGNvbnRyb2xsZXJzIHN1cHBvcnQKIwpDT05GSUdfVk1EPXkKCiMK IyBEZXNpZ25XYXJlIFBDSSBDb3JlIFN1cHBvcnQKIwojIENPTkZJR19QQ0lFX0RXX1BMQVRfSE9T VCBpcyBub3Qgc2V0CiMgQ09ORklHX1BDSV9NRVNPTiBpcyBub3Qgc2V0CgojCiMgUENJIEVuZHBv aW50CiMKIyBDT05GSUdfUENJX0VORFBPSU5UIGlzIG5vdCBzZXQKCiMKIyBQQ0kgc3dpdGNoIGNv bnRyb2xsZXIgZHJpdmVycwojCiMgQ09ORklHX1BDSV9TV19TV0lUQ0hURUMgaXMgbm90IHNldApD T05GSUdfUENDQVJEPXkKIyBDT05GSUdfUENNQ0lBIGlzIG5vdCBzZXQKQ09ORklHX0NBUkRCVVM9 eQoKIwojIFBDLWNhcmQgYnJpZGdlcwojCkNPTkZJR19ZRU5UQT1tCkNPTkZJR19ZRU5UQV9PMj15 CkNPTkZJR19ZRU5UQV9SSUNPSD15CkNPTkZJR19ZRU5UQV9UST15CkNPTkZJR19ZRU5UQV9FTkVf VFVORT15CkNPTkZJR19ZRU5UQV9UT1NISUJBPXkKIyBDT05GSUdfUkFQSURJTyBpcyBub3Qgc2V0 CgojCiMgR2VuZXJpYyBEcml2ZXIgT3B0aW9ucwojCkNPTkZJR19VRVZFTlRfSEVMUEVSPXkKQ09O RklHX1VFVkVOVF9IRUxQRVJfUEFUSD0iIgpDT05GSUdfREVWVE1QRlM9eQpDT05GSUdfREVWVE1Q RlNfTU9VTlQ9eQpDT05GSUdfU1RBTkRBTE9ORT15CkNPTkZJR19QUkVWRU5UX0ZJUk1XQVJFX0JV SUxEPXkKCiMKIyBGaXJtd2FyZSBsb2FkZXIKIwpDT05GSUdfRldfTE9BREVSPXkKQ09ORklHX0VY VFJBX0ZJUk1XQVJFPSIiCkNPTkZJR19GV19MT0FERVJfVVNFUl9IRUxQRVI9eQpDT05GSUdfRldf TE9BREVSX1VTRVJfSEVMUEVSX0ZBTExCQUNLPXkKQ09ORklHX1dBTlRfREVWX0NPUkVEVU1QPXkK Q09ORklHX0FMTE9XX0RFVl9DT1JFRFVNUD15CkNPTkZJR19ERVZfQ09SRURVTVA9eQojIENPTkZJ R19ERUJVR19EUklWRVIgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19ERVZSRVMgaXMgbm90IHNl dAojIENPTkZJR19ERUJVR19URVNUX0RSSVZFUl9SRU1PVkUgaXMgbm90IHNldAojIENPTkZJR19U RVNUX0FTWU5DX0RSSVZFUl9QUk9CRSBpcyBub3Qgc2V0CkNPTkZJR19TWVNfSFlQRVJWSVNPUj15 CkNPTkZJR19HRU5FUklDX0NQVV9BVVRPUFJPQkU9eQpDT05GSUdfR0VORVJJQ19DUFVfVlVMTkVS QUJJTElUSUVTPXkKQ09ORklHX1JFR01BUD15CkNPTkZJR19SRUdNQVBfSTJDPXkKQ09ORklHX1JF R01BUF9TUEk9eQpDT05GSUdfUkVHTUFQX0lSUT15CkNPTkZJR19ETUFfU0hBUkVEX0JVRkZFUj15 CiMgQ09ORklHX0RNQV9GRU5DRV9UUkFDRSBpcyBub3Qgc2V0CgojCiMgQnVzIGRldmljZXMKIwpD T05GSUdfQ09OTkVDVE9SPXkKQ09ORklHX1BST0NfRVZFTlRTPXkKIyBDT05GSUdfR05TUyBpcyBu b3Qgc2V0CkNPTkZJR19NVEQ9bQojIENPTkZJR19NVERfVEVTVFMgaXMgbm90IHNldAojIENPTkZJ R19NVERfQ01ETElORV9QQVJUUyBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9BUjdfUEFSVFMgaXMg bm90IHNldAoKIwojIFBhcnRpdGlvbiBwYXJzZXJzCiMKIyBDT05GSUdfTVREX1JFREJPT1RfUEFS VFMgaXMgbm90IHNldAoKIwojIFVzZXIgTW9kdWxlcyBBbmQgVHJhbnNsYXRpb24gTGF5ZXJzCiMK Q09ORklHX01URF9CTEtERVZTPW0KQ09ORklHX01URF9CTE9DSz1tCiMgQ09ORklHX01URF9CTE9D S19STyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZUTCBpcyBub3Qgc2V0CiMgQ09ORklHX05GVEwgaXMg bm90IHNldAojIENPTkZJR19JTkZUTCBpcyBub3Qgc2V0CiMgQ09ORklHX1JGRF9GVEwgaXMgbm90 IHNldAojIENPTkZJR19TU0ZEQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NNX0ZUTCBpcyBub3Qgc2V0 CiMgQ09ORklHX01URF9PT1BTIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1NXQVAgaXMgbm90IHNl dAojIENPTkZJR19NVERfUEFSVElUSU9ORURfTUFTVEVSIGlzIG5vdCBzZXQKCiMKIyBSQU0vUk9N L0ZsYXNoIGNoaXAgZHJpdmVycwojCiMgQ09ORklHX01URF9DRkkgaXMgbm90IHNldAojIENPTkZJ R19NVERfSkVERUNQUk9CRSBpcyBub3Qgc2V0CkNPTkZJR19NVERfTUFQX0JBTktfV0lEVEhfMT15 CkNPTkZJR19NVERfTUFQX0JBTktfV0lEVEhfMj15CkNPTkZJR19NVERfTUFQX0JBTktfV0lEVEhf ND15CkNPTkZJR19NVERfQ0ZJX0kxPXkKQ09ORklHX01URF9DRklfSTI9eQojIENPTkZJR19NVERf UkFNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX1JPTSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9B QlNFTlQgaXMgbm90IHNldAoKIwojIE1hcHBpbmcgZHJpdmVycyBmb3IgY2hpcCBhY2Nlc3MKIwoj IENPTkZJR19NVERfQ09NUExFWF9NQVBQSU5HUyBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9JTlRF TF9WUl9OT1IgaXMgbm90IHNldAojIENPTkZJR19NVERfUExBVFJBTSBpcyBub3Qgc2V0CgojCiMg U2VsZi1jb250YWluZWQgTVREIGRldmljZSBkcml2ZXJzCiMKIyBDT05GSUdfTVREX1BNQzU1MSBp cyBub3Qgc2V0CiMgQ09ORklHX01URF9EQVRBRkxBU0ggaXMgbm90IHNldAojIENPTkZJR19NVERf TUNIUDIzSzI1NiBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TU1QyNUwgaXMgbm90IHNldAojIENP TkZJR19NVERfU0xSQU0gaXMgbm90IHNldAojIENPTkZJR19NVERfUEhSQU0gaXMgbm90IHNldAoj IENPTkZJR19NVERfTVREUkFNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX0JMT0NLMk1URCBpcyBu b3Qgc2V0CgojCiMgRGlzay1Pbi1DaGlwIERldmljZSBEcml2ZXJzCiMKIyBDT05GSUdfTVREX0RP Q0czIGlzIG5vdCBzZXQKIyBDT05GSUdfTVREX09ORU5BTkQgaXMgbm90IHNldAojIENPTkZJR19N VERfTkFORCBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9TUElfTkFORCBpcyBub3Qgc2V0CgojCiMg TFBERFIgJiBMUEREUjIgUENNIG1lbW9yeSBkcml2ZXJzCiMKIyBDT05GSUdfTVREX0xQRERSIGlz IG5vdCBzZXQKIyBDT05GSUdfTVREX1NQSV9OT1IgaXMgbm90IHNldApDT05GSUdfTVREX1VCST1t CkNPTkZJR19NVERfVUJJX1dMX1RIUkVTSE9MRD00MDk2CkNPTkZJR19NVERfVUJJX0JFQl9MSU1J VD0yMAojIENPTkZJR19NVERfVUJJX0ZBU1RNQVAgaXMgbm90IHNldAojIENPTkZJR19NVERfVUJJ X0dMVUVCSSBpcyBub3Qgc2V0CiMgQ09ORklHX01URF9VQklfQkxPQ0sgaXMgbm90IHNldAojIENP TkZJR19PRiBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX01JR0hUX0hBVkVfUENfUEFSUE9SVD15CkNP TkZJR19QQVJQT1JUPW0KQ09ORklHX1BBUlBPUlRfUEM9bQpDT05GSUdfUEFSUE9SVF9TRVJJQUw9 bQojIENPTkZJR19QQVJQT1JUX1BDX0ZJRk8gaXMgbm90IHNldAojIENPTkZJR19QQVJQT1JUX1BD X1NVUEVSSU8gaXMgbm90IHNldAojIENPTkZJR19QQVJQT1JUX0FYODg3OTYgaXMgbm90IHNldApD T05GSUdfUEFSUE9SVF8xMjg0PXkKQ09ORklHX1BBUlBPUlRfTk9UX1BDPXkKQ09ORklHX1BOUD15 CiMgQ09ORklHX1BOUF9ERUJVR19NRVNTQUdFUyBpcyBub3Qgc2V0CgojCiMgUHJvdG9jb2xzCiMK Q09ORklHX1BOUEFDUEk9eQpDT05GSUdfQkxLX0RFVj15CkNPTkZJR19CTEtfREVWX05VTExfQkxL PW0KQ09ORklHX0JMS19ERVZfTlVMTF9CTEtfRkFVTFRfSU5KRUNUSU9OPXkKQ09ORklHX0JMS19E RVZfRkQ9bQpDT05GSUdfQ0RST009bQojIENPTkZJR19QQVJJREUgaXMgbm90IHNldApDT05GSUdf QkxLX0RFVl9QQ0lFU1NEX01USVAzMlhYPW0KIyBDT05GSUdfWlJBTSBpcyBub3Qgc2V0CiMgQ09O RklHX0JMS19ERVZfVU1FTSBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVWX0xPT1A9bQpDT05GSUdf QkxLX0RFVl9MT09QX01JTl9DT1VOVD0wCiMgQ09ORklHX0JMS19ERVZfQ1JZUFRPTE9PUCBpcyBu b3Qgc2V0CiMgQ09ORklHX0JMS19ERVZfRFJCRCBpcyBub3Qgc2V0CkNPTkZJR19CTEtfREVWX05C RD1tCiMgQ09ORklHX0JMS19ERVZfU0tEIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfU1g4PW0K Q09ORklHX0JMS19ERVZfUkFNPW0KQ09ORklHX0JMS19ERVZfUkFNX0NPVU5UPTE2CkNPTkZJR19C TEtfREVWX1JBTV9TSVpFPTE2Mzg0CkNPTkZJR19DRFJPTV9QS1RDRFZEPW0KQ09ORklHX0NEUk9N X1BLVENEVkRfQlVGRkVSUz04CiMgQ09ORklHX0NEUk9NX1BLVENEVkRfV0NBQ0hFIGlzIG5vdCBz ZXQKQ09ORklHX0FUQV9PVkVSX0VUSD1tCkNPTkZJR19YRU5fQkxLREVWX0ZST05URU5EPW0KQ09O RklHX1ZJUlRJT19CTEs9eQojIENPTkZJR19WSVJUSU9fQkxLX1NDU0kgaXMgbm90IHNldApDT05G SUdfQkxLX0RFVl9SQkQ9bQojIENPTkZJR19CTEtfREVWX1JTWFggaXMgbm90IHNldAoKIwojIE5W TUUgU3VwcG9ydAojCkNPTkZJR19OVk1FX0NPUkU9bQpDT05GSUdfQkxLX0RFVl9OVk1FPW0KQ09O RklHX05WTUVfTVVMVElQQVRIPXkKQ09ORklHX05WTUVfRkFCUklDUz1tCkNPTkZJR19OVk1FX0ZD PW0KIyBDT05GSUdfTlZNRV9UQ1AgaXMgbm90IHNldApDT05GSUdfTlZNRV9UQVJHRVQ9bQpDT05G SUdfTlZNRV9UQVJHRVRfTE9PUD1tCkNPTkZJR19OVk1FX1RBUkdFVF9GQz1tCkNPTkZJR19OVk1F X1RBUkdFVF9GQ0xPT1A9bQojIENPTkZJR19OVk1FX1RBUkdFVF9UQ1AgaXMgbm90IHNldAoKIwoj IE1pc2MgZGV2aWNlcwojCkNPTkZJR19TRU5TT1JTX0xJUzNMVjAyRD1tCiMgQ09ORklHX0FENTI1 WF9EUE9UIGlzIG5vdCBzZXQKIyBDT05GSUdfRFVNTVlfSVJRIGlzIG5vdCBzZXQKIyBDT05GSUdf SUJNX0FTTSBpcyBub3Qgc2V0CiMgQ09ORklHX1BIQU5UT00gaXMgbm90IHNldApDT05GSUdfU0dJ X0lPQzQ9bQpDT05GSUdfVElGTV9DT1JFPW0KQ09ORklHX1RJRk1fN1hYMT1tCiMgQ09ORklHX0lD UzkzMlM0MDEgaXMgbm90IHNldApDT05GSUdfRU5DTE9TVVJFX1NFUlZJQ0VTPW0KQ09ORklHX1NH SV9YUD1tCkNPTkZJR19IUF9JTE89bQpDT05GSUdfU0dJX0dSVT1tCiMgQ09ORklHX1NHSV9HUlVf REVCVUcgaXMgbm90IHNldApDT05GSUdfQVBEUzk4MDJBTFM9bQpDT05GSUdfSVNMMjkwMDM9bQpD T05GSUdfSVNMMjkwMjA9bQpDT05GSUdfU0VOU09SU19UU0wyNTUwPW0KQ09ORklHX1NFTlNPUlNf QkgxNzcwPW0KQ09ORklHX1NFTlNPUlNfQVBEUzk5MFg9bQojIENPTkZJR19ITUM2MzUyIGlzIG5v dCBzZXQKIyBDT05GSUdfRFMxNjgyIGlzIG5vdCBzZXQKQ09ORklHX1ZNV0FSRV9CQUxMT09OPW0K IyBDT05GSUdfVVNCX1NXSVRDSF9GU0E5NDgwIGlzIG5vdCBzZXQKIyBDT05GSUdfTEFUVElDRV9F Q1AzX0NPTkZJRyBpcyBub3Qgc2V0CiMgQ09ORklHX1NSQU0gaXMgbm90IHNldAojIENPTkZJR19Q Q0lfRU5EUE9JTlRfVEVTVCBpcyBub3Qgc2V0CkNPTkZJR19QVlBBTklDPXkKIyBDT05GSUdfQzJQ T1JUIGlzIG5vdCBzZXQKCiMKIyBFRVBST00gc3VwcG9ydAojCkNPTkZJR19FRVBST01fQVQyND1t CiMgQ09ORklHX0VFUFJPTV9BVDI1IGlzIG5vdCBzZXQKQ09ORklHX0VFUFJPTV9MRUdBQ1k9bQpD T05GSUdfRUVQUk9NX01BWDY4NzU9bQpDT05GSUdfRUVQUk9NXzkzQ1g2PW0KIyBDT05GSUdfRUVQ Uk9NXzkzWFg0NiBpcyBub3Qgc2V0CiMgQ09ORklHX0VFUFJPTV9JRFRfODlIUEVTWCBpcyBub3Qg c2V0CiMgQ09ORklHX0VFUFJPTV9FRTEwMDQgaXMgbm90IHNldApDT05GSUdfQ0I3MTBfQ09SRT1t CiMgQ09ORklHX0NCNzEwX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX0NCNzEwX0RFQlVHX0FTU1VN UFRJT05TPXkKCiMKIyBUZXhhcyBJbnN0cnVtZW50cyBzaGFyZWQgdHJhbnNwb3J0IGxpbmUgZGlz Y2lwbGluZQojCiMgQ09ORklHX1RJX1NUIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTElTM19J MkM9bQpDT05GSUdfQUxURVJBX1NUQVBMPW0KQ09ORklHX0lOVEVMX01FST1tCkNPTkZJR19JTlRF TF9NRUlfTUU9bQojIENPTkZJR19JTlRFTF9NRUlfVFhFIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5U RUxfTUVJX0hEQ1AgaXMgbm90IHNldApDT05GSUdfVk1XQVJFX1ZNQ0k9bQoKIwojIEludGVsIE1J QyAmIHJlbGF0ZWQgc3VwcG9ydAojCgojCiMgSW50ZWwgTUlDIEJ1cyBEcml2ZXIKIwojIENPTkZJ R19JTlRFTF9NSUNfQlVTIGlzIG5vdCBzZXQKCiMKIyBTQ0lGIEJ1cyBEcml2ZXIKIwojIENPTkZJ R19TQ0lGX0JVUyBpcyBub3Qgc2V0CgojCiMgVk9QIEJ1cyBEcml2ZXIKIwojIENPTkZJR19WT1Bf QlVTIGlzIG5vdCBzZXQKCiMKIyBJbnRlbCBNSUMgSG9zdCBEcml2ZXIKIwoKIwojIEludGVsIE1J QyBDYXJkIERyaXZlcgojCgojCiMgU0NJRiBEcml2ZXIKIwoKIwojIEludGVsIE1JQyBDb3Byb2Nl c3NvciBTdGF0ZSBNYW5hZ2VtZW50IChDT1NNKSBEcml2ZXJzCiMKCiMKIyBWT1AgRHJpdmVyCiMK IyBDT05GSUdfR0VOV1FFIGlzIG5vdCBzZXQKIyBDT05GSUdfRUNITyBpcyBub3Qgc2V0CiMgQ09O RklHX01JU0NfQUxDT1JfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfTUlTQ19SVFNYX1BDSSBpcyBu b3Qgc2V0CiMgQ09ORklHX01JU0NfUlRTWF9VU0IgaXMgbm90IHNldAojIENPTkZJR19IQUJBTkFf QUkgaXMgbm90IHNldApDT05GSUdfSEFWRV9JREU9eQojIENPTkZJR19JREUgaXMgbm90IHNldAoK IwojIFNDU0kgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdfU0NTSV9NT0Q9eQpDT05GSUdfUkFJRF9B VFRSUz1tCkNPTkZJR19TQ1NJPXkKQ09ORklHX1NDU0lfRE1BPXkKQ09ORklHX1NDU0lfTkVUTElO Sz15CkNPTkZJR19TQ1NJX1BST0NfRlM9eQoKIwojIFNDU0kgc3VwcG9ydCB0eXBlIChkaXNrLCB0 YXBlLCBDRC1ST00pCiMKQ09ORklHX0JMS19ERVZfU0Q9bQpDT05GSUdfQ0hSX0RFVl9TVD1tCkNP TkZJR19DSFJfREVWX09TU1Q9bQpDT05GSUdfQkxLX0RFVl9TUj1tCkNPTkZJR19CTEtfREVWX1NS X1ZFTkRPUj15CkNPTkZJR19DSFJfREVWX1NHPW0KQ09ORklHX0NIUl9ERVZfU0NIPW0KQ09ORklH X1NDU0lfRU5DTE9TVVJFPW0KQ09ORklHX1NDU0lfQ09OU1RBTlRTPXkKQ09ORklHX1NDU0lfTE9H R0lORz15CkNPTkZJR19TQ1NJX1NDQU5fQVNZTkM9eQoKIwojIFNDU0kgVHJhbnNwb3J0cwojCkNP TkZJR19TQ1NJX1NQSV9BVFRSUz1tCkNPTkZJR19TQ1NJX0ZDX0FUVFJTPW0KQ09ORklHX1NDU0lf SVNDU0lfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfQVRUUlM9bQpDT05GSUdfU0NTSV9TQVNfTElC U0FTPW0KQ09ORklHX1NDU0lfU0FTX0FUQT15CkNPTkZJR19TQ1NJX1NBU19IT1NUX1NNUD15CkNP TkZJR19TQ1NJX1NSUF9BVFRSUz1tCkNPTkZJR19TQ1NJX0xPV0xFVkVMPXkKQ09ORklHX0lTQ1NJ X1RDUD1tCkNPTkZJR19JU0NTSV9CT09UX1NZU0ZTPW0KQ09ORklHX1NDU0lfQ1hHQjNfSVNDU0k9 bQpDT05GSUdfU0NTSV9DWEdCNF9JU0NTST1tCkNPTkZJR19TQ1NJX0JOWDJfSVNDU0k9bQpDT05G SUdfU0NTSV9CTlgyWF9GQ09FPW0KQ09ORklHX0JFMklTQ1NJPW0KIyBDT05GSUdfQkxLX0RFVl8z V19YWFhYX1JBSUQgaXMgbm90IHNldApDT05GSUdfU0NTSV9IUFNBPW0KQ09ORklHX1NDU0lfM1df OVhYWD1tCkNPTkZJR19TQ1NJXzNXX1NBUz1tCiMgQ09ORklHX1NDU0lfQUNBUkQgaXMgbm90IHNl dApDT05GSUdfU0NTSV9BQUNSQUlEPW0KIyBDT05GSUdfU0NTSV9BSUM3WFhYIGlzIG5vdCBzZXQK Q09ORklHX1NDU0lfQUlDNzlYWD1tCkNPTkZJR19BSUM3OVhYX0NNRFNfUEVSX0RFVklDRT00CkNP TkZJR19BSUM3OVhYX1JFU0VUX0RFTEFZX01TPTE1MDAwCiMgQ09ORklHX0FJQzc5WFhfREVCVUdf RU5BQkxFIGlzIG5vdCBzZXQKQ09ORklHX0FJQzc5WFhfREVCVUdfTUFTSz0wCiMgQ09ORklHX0FJ Qzc5WFhfUkVHX1BSRVRUWV9QUklOVCBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfQUlDOTRYWCBp cyBub3Qgc2V0CkNPTkZJR19TQ1NJX01WU0FTPW0KIyBDT05GSUdfU0NTSV9NVlNBU19ERUJVRyBp cyBub3Qgc2V0CkNPTkZJR19TQ1NJX01WU0FTX1RBU0tMRVQ9eQpDT05GSUdfU0NTSV9NVlVNST1t CiMgQ09ORklHX1NDU0lfRFBUX0kyTyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfQURWQU5TWVMg aXMgbm90IHNldApDT05GSUdfU0NTSV9BUkNNU1I9bQojIENPTkZJR19TQ1NJX0VTQVMyUiBpcyBu b3Qgc2V0CiMgQ09ORklHX01FR0FSQUlEX05FV0dFTiBpcyBub3Qgc2V0CiMgQ09ORklHX01FR0FS QUlEX0xFR0FDWSBpcyBub3Qgc2V0CkNPTkZJR19NRUdBUkFJRF9TQVM9bQpDT05GSUdfU0NTSV9N UFQzU0FTPW0KQ09ORklHX1NDU0lfTVBUMlNBU19NQVhfU0dFPTEyOApDT05GSUdfU0NTSV9NUFQz U0FTX01BWF9TR0U9MTI4CkNPTkZJR19TQ1NJX01QVDJTQVM9bQojIENPTkZJR19TQ1NJX1NNQVJU UFFJIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfVUZTSENEPW0KQ09ORklHX1NDU0lfVUZTSENEX1BD ST1tCiMgQ09ORklHX1NDU0lfVUZTX0RXQ19UQ19QQ0kgaXMgbm90IHNldAojIENPTkZJR19TQ1NJ X1VGU0hDRF9QTEFURk9STSBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfVUZTX0JTRyBpcyBub3Qg c2V0CkNPTkZJR19TQ1NJX0hQVElPUD1tCiMgQ09ORklHX1NDU0lfQlVTTE9HSUMgaXMgbm90IHNl dAojIENPTkZJR19TQ1NJX01ZUkIgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX01ZUlMgaXMgbm90 IHNldApDT05GSUdfVk1XQVJFX1BWU0NTST1tCiMgQ09ORklHX1hFTl9TQ1NJX0ZST05URU5EIGlz IG5vdCBzZXQKQ09ORklHX0hZUEVSVl9TVE9SQUdFPW0KQ09ORklHX0xJQkZDPW0KQ09ORklHX0xJ QkZDT0U9bQpDT05GSUdfRkNPRT1tCkNPTkZJR19GQ09FX0ZOSUM9bQojIENPTkZJR19TQ1NJX1NO SUMgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0RNWDMxOTFEIGlzIG5vdCBzZXQKIyBDT05GSUdf U0NTSV9HRFRIIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSVNDST1tCiMgQ09ORklHX1NDU0lfSVBT IGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfSU5JVElPPW0KIyBDT05GSUdfU0NTSV9JTklBMTAwIGlz IG5vdCBzZXQKIyBDT05GSUdfU0NTSV9QUEEgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX0lNTSBp cyBub3Qgc2V0CkNPTkZJR19TQ1NJX1NURVg9bQojIENPTkZJR19TQ1NJX1NZTTUzQzhYWF8yIGlz IG5vdCBzZXQKIyBDT05GSUdfU0NTSV9JUFIgaXMgbm90IHNldAojIENPTkZJR19TQ1NJX1FMT0dJ Q18xMjgwIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfUUxBX0ZDPW0KQ09ORklHX1RDTV9RTEEyWFhY PW0KIyBDT05GSUdfVENNX1FMQTJYWFhfREVCVUcgaXMgbm90IHNldApDT05GSUdfU0NTSV9RTEFf SVNDU0k9bQojIENPTkZJR19RRURJIGlzIG5vdCBzZXQKIyBDT05GSUdfUUVERiBpcyBub3Qgc2V0 CiMgQ09ORklHX1NDU0lfTFBGQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfREMzOTV4IGlzIG5v dCBzZXQKIyBDT05GSUdfU0NTSV9BTTUzQzk3NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NDU0lfV0Q3 MTlYIGlzIG5vdCBzZXQKQ09ORklHX1NDU0lfREVCVUc9bQpDT05GSUdfU0NTSV9QTUNSQUlEPW0K Q09ORklHX1NDU0lfUE04MDAxPW0KIyBDT05GSUdfU0NTSV9CRkFfRkMgaXMgbm90IHNldApDT05G SUdfU0NTSV9WSVJUSU89bQojIENPTkZJR19TQ1NJX0NIRUxTSU9fRkNPRSBpcyBub3Qgc2V0CkNP TkZJR19TQ1NJX0RIPXkKQ09ORklHX1NDU0lfREhfUkRBQz15CkNPTkZJR19TQ1NJX0RIX0hQX1NX PXkKQ09ORklHX1NDU0lfREhfRU1DPXkKQ09ORklHX1NDU0lfREhfQUxVQT15CkNPTkZJR19BVEE9 bQpDT05GSUdfQVRBX1ZFUkJPU0VfRVJST1I9eQpDT05GSUdfQVRBX0FDUEk9eQojIENPTkZJR19T QVRBX1pQT0REIGlzIG5vdCBzZXQKQ09ORklHX1NBVEFfUE1QPXkKCiMKIyBDb250cm9sbGVycyB3 aXRoIG5vbi1TRkYgbmF0aXZlIGludGVyZmFjZQojCkNPTkZJR19TQVRBX0FIQ0k9bQpDT05GSUdf U0FUQV9NT0JJTEVfTFBNX1BPTElDWT0wCkNPTkZJR19TQVRBX0FIQ0lfUExBVEZPUk09bQojIENP TkZJR19TQVRBX0lOSUMxNjJYIGlzIG5vdCBzZXQKQ09ORklHX1NBVEFfQUNBUkRfQUhDST1tCkNP TkZJR19TQVRBX1NJTDI0PW0KQ09ORklHX0FUQV9TRkY9eQoKIwojIFNGRiBjb250cm9sbGVycyB3 aXRoIGN1c3RvbSBETUEgaW50ZXJmYWNlCiMKQ09ORklHX1BEQ19BRE1BPW0KQ09ORklHX1NBVEFf UVNUT1I9bQpDT05GSUdfU0FUQV9TWDQ9bQpDT05GSUdfQVRBX0JNRE1BPXkKCiMKIyBTQVRBIFNG RiBjb250cm9sbGVycyB3aXRoIEJNRE1BCiMKQ09ORklHX0FUQV9QSUlYPW0KIyBDT05GSUdfU0FU QV9EV0MgaXMgbm90IHNldApDT05GSUdfU0FUQV9NVj1tCkNPTkZJR19TQVRBX05WPW0KQ09ORklH X1NBVEFfUFJPTUlTRT1tCkNPTkZJR19TQVRBX1NJTD1tCkNPTkZJR19TQVRBX1NJUz1tCkNPTkZJ R19TQVRBX1NWVz1tCkNPTkZJR19TQVRBX1VMST1tCkNPTkZJR19TQVRBX1ZJQT1tCkNPTkZJR19T QVRBX1ZJVEVTU0U9bQoKIwojIFBBVEEgU0ZGIGNvbnRyb2xsZXJzIHdpdGggQk1ETUEKIwpDT05G SUdfUEFUQV9BTEk9bQpDT05GSUdfUEFUQV9BTUQ9bQpDT05GSUdfUEFUQV9BUlRPUD1tCkNPTkZJ R19QQVRBX0FUSUlYUD1tCkNPTkZJR19QQVRBX0FUUDg2N1g9bQpDT05GSUdfUEFUQV9DTUQ2NFg9 bQojIENPTkZJR19QQVRBX0NZUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19QQVRBX0VGQVIgaXMg bm90IHNldApDT05GSUdfUEFUQV9IUFQzNjY9bQpDT05GSUdfUEFUQV9IUFQzN1g9bQpDT05GSUdf UEFUQV9IUFQzWDJOPW0KQ09ORklHX1BBVEFfSFBUM1gzPW0KIyBDT05GSUdfUEFUQV9IUFQzWDNf RE1BIGlzIG5vdCBzZXQKQ09ORklHX1BBVEFfSVQ4MjEzPW0KQ09ORklHX1BBVEFfSVQ4MjFYPW0K Q09ORklHX1BBVEFfSk1JQ1JPTj1tCkNPTkZJR19QQVRBX01BUlZFTEw9bQpDT05GSUdfUEFUQV9O RVRDRUxMPW0KQ09ORklHX1BBVEFfTklOSkEzMj1tCiMgQ09ORklHX1BBVEFfTlM4NzQxNSBpcyBu b3Qgc2V0CkNPTkZJR19QQVRBX09MRFBJSVg9bQojIENPTkZJR19QQVRBX09QVElETUEgaXMgbm90 IHNldApDT05GSUdfUEFUQV9QREMyMDI3WD1tCkNPTkZJR19QQVRBX1BEQ19PTEQ9bQojIENPTkZJ R19QQVRBX1JBRElTWVMgaXMgbm90IHNldApDT05GSUdfUEFUQV9SREM9bQpDT05GSUdfUEFUQV9T Q0g9bQpDT05GSUdfUEFUQV9TRVJWRVJXT1JLUz1tCkNPTkZJR19QQVRBX1NJTDY4MD1tCkNPTkZJ R19QQVRBX1NJUz1tCkNPTkZJR19QQVRBX1RPU0hJQkE9bQojIENPTkZJR19QQVRBX1RSSUZMRVgg aXMgbm90IHNldApDT05GSUdfUEFUQV9WSUE9bQojIENPTkZJR19QQVRBX1dJTkJPTkQgaXMgbm90 IHNldAoKIwojIFBJTy1vbmx5IFNGRiBjb250cm9sbGVycwojCiMgQ09ORklHX1BBVEFfQ01ENjQw X1BDSSBpcyBub3Qgc2V0CiMgQ09ORklHX1BBVEFfTVBJSVggaXMgbm90IHNldAojIENPTkZJR19Q QVRBX05TODc0MTAgaXMgbm90IHNldAojIENPTkZJR19QQVRBX09QVEkgaXMgbm90IHNldAojIENP TkZJR19QQVRBX1BMQVRGT1JNIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFUQV9SWjEwMDAgaXMgbm90 IHNldAoKIwojIEdlbmVyaWMgZmFsbGJhY2sgLyBsZWdhY3kgZHJpdmVycwojCkNPTkZJR19QQVRB X0FDUEk9bQpDT05GSUdfQVRBX0dFTkVSSUM9bQojIENPTkZJR19QQVRBX0xFR0FDWSBpcyBub3Qg c2V0CkNPTkZJR19NRD15CkNPTkZJR19CTEtfREVWX01EPXkKQ09ORklHX01EX0FVVE9ERVRFQ1Q9 eQpDT05GSUdfTURfTElORUFSPW0KQ09ORklHX01EX1JBSUQwPW0KQ09ORklHX01EX1JBSUQxPW0K Q09ORklHX01EX1JBSUQxMD1tCkNPTkZJR19NRF9SQUlENDU2PW0KQ09ORklHX01EX01VTFRJUEFU SD1tCkNPTkZJR19NRF9GQVVMVFk9bQojIENPTkZJR19NRF9DTFVTVEVSIGlzIG5vdCBzZXQKIyBD T05GSUdfQkNBQ0hFIGlzIG5vdCBzZXQKQ09ORklHX0JMS19ERVZfRE1fQlVJTFRJTj15CkNPTkZJ R19CTEtfREVWX0RNPW0KQ09ORklHX0RNX0RFQlVHPXkKQ09ORklHX0RNX0JVRklPPW0KIyBDT05G SUdfRE1fREVCVUdfQkxPQ0tfTUFOQUdFUl9MT0NLSU5HIGlzIG5vdCBzZXQKQ09ORklHX0RNX0JJ T19QUklTT049bQpDT05GSUdfRE1fUEVSU0lTVEVOVF9EQVRBPW0KIyBDT05GSUdfRE1fVU5TVFJJ UEVEIGlzIG5vdCBzZXQKQ09ORklHX0RNX0NSWVBUPW0KQ09ORklHX0RNX1NOQVBTSE9UPW0KQ09O RklHX0RNX1RISU5fUFJPVklTSU9OSU5HPW0KQ09ORklHX0RNX0NBQ0hFPW0KQ09ORklHX0RNX0NB Q0hFX1NNUT1tCiMgQ09ORklHX0RNX1dSSVRFQ0FDSEUgaXMgbm90IHNldApDT05GSUdfRE1fRVJB PW0KQ09ORklHX0RNX01JUlJPUj1tCkNPTkZJR19ETV9MT0dfVVNFUlNQQUNFPW0KQ09ORklHX0RN X1JBSUQ9bQpDT05GSUdfRE1fWkVSTz1tCkNPTkZJR19ETV9NVUxUSVBBVEg9bQpDT05GSUdfRE1f TVVMVElQQVRIX1FMPW0KQ09ORklHX0RNX01VTFRJUEFUSF9TVD1tCkNPTkZJR19ETV9ERUxBWT1t CkNPTkZJR19ETV9VRVZFTlQ9eQpDT05GSUdfRE1fRkxBS0VZPW0KQ09ORklHX0RNX1ZFUklUWT1t CiMgQ09ORklHX0RNX1ZFUklUWV9GRUMgaXMgbm90IHNldApDT05GSUdfRE1fU1dJVENIPW0KQ09O RklHX0RNX0xPR19XUklURVM9bQojIENPTkZJR19ETV9JTlRFR1JJVFkgaXMgbm90IHNldAojIENP TkZJR19ETV9aT05FRCBpcyBub3Qgc2V0CkNPTkZJR19UQVJHRVRfQ09SRT1tCkNPTkZJR19UQ01f SUJMT0NLPW0KQ09ORklHX1RDTV9GSUxFSU89bQpDT05GSUdfVENNX1BTQ1NJPW0KQ09ORklHX1RD TV9VU0VSMj1tCkNPTkZJR19MT09QQkFDS19UQVJHRVQ9bQpDT05GSUdfVENNX0ZDPW0KQ09ORklH X0lTQ1NJX1RBUkdFVD1tCkNPTkZJR19JU0NTSV9UQVJHRVRfQ1hHQjQ9bQojIENPTkZJR19TQlBf VEFSR0VUIGlzIG5vdCBzZXQKQ09ORklHX0ZVU0lPTj15CkNPTkZJR19GVVNJT05fU1BJPW0KIyBD T05GSUdfRlVTSU9OX0ZDIGlzIG5vdCBzZXQKQ09ORklHX0ZVU0lPTl9TQVM9bQpDT05GSUdfRlVT SU9OX01BWF9TR0U9MTI4CkNPTkZJR19GVVNJT05fQ1RMPW0KQ09ORklHX0ZVU0lPTl9MT0dHSU5H PXkKCiMKIyBJRUVFIDEzOTQgKEZpcmVXaXJlKSBzdXBwb3J0CiMKQ09ORklHX0ZJUkVXSVJFPW0K Q09ORklHX0ZJUkVXSVJFX09IQ0k9bQpDT05GSUdfRklSRVdJUkVfU0JQMj1tCkNPTkZJR19GSVJF V0lSRV9ORVQ9bQojIENPTkZJR19GSVJFV0lSRV9OT1NZIGlzIG5vdCBzZXQKQ09ORklHX01BQ0lO VE9TSF9EUklWRVJTPXkKQ09ORklHX01BQ19FTVVNT1VTRUJUTj15CkNPTkZJR19ORVRERVZJQ0VT PXkKQ09ORklHX01JST15CkNPTkZJR19ORVRfQ09SRT15CkNPTkZJR19CT05ESU5HPW0KQ09ORklH X0RVTU1ZPW0KIyBDT05GSUdfRVFVQUxJWkVSIGlzIG5vdCBzZXQKQ09ORklHX05FVF9GQz15CkNP TkZJR19JRkI9bQpDT05GSUdfTkVUX1RFQU09bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9CUk9BRENB U1Q9bQpDT05GSUdfTkVUX1RFQU1fTU9ERV9ST1VORFJPQklOPW0KQ09ORklHX05FVF9URUFNX01P REVfUkFORE9NPW0KQ09ORklHX05FVF9URUFNX01PREVfQUNUSVZFQkFDS1VQPW0KQ09ORklHX05F VF9URUFNX01PREVfTE9BREJBTEFOQ0U9bQpDT05GSUdfTUFDVkxBTj1tCkNPTkZJR19NQUNWVEFQ PW0KIyBDT05GSUdfSVBWTEFOIGlzIG5vdCBzZXQKQ09ORklHX1ZYTEFOPW0KQ09ORklHX0dFTkVW RT1tCiMgQ09ORklHX0dUUCBpcyBub3Qgc2V0CkNPTkZJR19NQUNTRUM9eQpDT05GSUdfTkVUQ09O U09MRT1tCkNPTkZJR19ORVRDT05TT0xFX0RZTkFNSUM9eQpDT05GSUdfTkVUUE9MTD15CkNPTkZJ R19ORVRfUE9MTF9DT05UUk9MTEVSPXkKQ09ORklHX05UQl9ORVRERVY9bQpDT05GSUdfVFVOPW0K Q09ORklHX1RBUD1tCiMgQ09ORklHX1RVTl9WTkVUX0NST1NTX0xFIGlzIG5vdCBzZXQKQ09ORklH X1ZFVEg9bQpDT05GSUdfVklSVElPX05FVD1tCkNPTkZJR19OTE1PTj1tCkNPTkZJR19ORVRfVlJG PXkKQ09ORklHX1ZTT0NLTU9OPW0KIyBDT05GSUdfQVJDTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdf QVRNX0RSSVZFUlMgaXMgbm90IHNldAoKIwojIENBSUYgdHJhbnNwb3J0IGRyaXZlcnMKIwoKIwoj IERpc3RyaWJ1dGVkIFN3aXRjaCBBcmNoaXRlY3R1cmUgZHJpdmVycwojCkNPTkZJR19FVEhFUk5F VD15CkNPTkZJR19NRElPPXkKIyBDT05GSUdfTkVUX1ZFTkRPUl8zQ09NIGlzIG5vdCBzZXQKIyBD T05GSUdfTkVUX1ZFTkRPUl9BREFQVEVDIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQUdF UkU9eQojIENPTkZJR19FVDEzMVggaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9BTEFDUklU RUNIPXkKIyBDT05GSUdfU0xJQ09TUyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfQUxU RU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfQUxURVJBX1RTRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRf VkVORE9SX0FNQVpPTj15CkNPTkZJR19FTkFfRVRIRVJORVQ9bQpDT05GSUdfTkVUX1ZFTkRPUl9B TUQ9eQpDT05GSUdfQU1EODExMV9FVEg9bQpDT05GSUdfUENORVQzMj1tCkNPTkZJR19BTURfWEdC RT1tCiMgQ09ORklHX0FNRF9YR0JFX0RDQiBpcyBub3Qgc2V0CkNPTkZJR19BTURfWEdCRV9IQVZF X0VDQz15CkNPTkZJR19ORVRfVkVORE9SX0FRVUFOVElBPXkKQ09ORklHX0FRVElPTj1tCkNPTkZJ R19ORVRfVkVORE9SX0FSQz15CkNPTkZJR19ORVRfVkVORE9SX0FUSEVST1M9eQpDT05GSUdfQVRM Mj1tCkNPTkZJR19BVEwxPW0KQ09ORklHX0FUTDFFPW0KQ09ORklHX0FUTDFDPW0KQ09ORklHX0FM WD1tCkNPTkZJR19ORVRfVkVORE9SX0FVUk9SQT15CiMgQ09ORklHX0FVUk9SQV9OQjg4MDAgaXMg bm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9CUk9BRENPTT15CkNPTkZJR19CNDQ9bQpDT05GSUdf QjQ0X1BDSV9BVVRPU0VMRUNUPXkKQ09ORklHX0I0NF9QQ0lDT1JFX0FVVE9TRUxFQ1Q9eQpDT05G SUdfQjQ0X1BDST15CiMgQ09ORklHX0JDTUdFTkVUIGlzIG5vdCBzZXQKQ09ORklHX0JOWDI9bQpD T05GSUdfQ05JQz1tCkNPTkZJR19USUdPTjM9eQpDT05GSUdfVElHT04zX0hXTU9OPXkKQ09ORklH X0JOWDJYPW0KQ09ORklHX0JOWDJYX1NSSU9WPXkKIyBDT05GSUdfU1lTVEVNUE9SVCBpcyBub3Qg c2V0CkNPTkZJR19CTlhUPW0KQ09ORklHX0JOWFRfU1JJT1Y9eQpDT05GSUdfQk5YVF9GTE9XRVJf T0ZGTE9BRD15CkNPTkZJR19CTlhUX0RDQj15CkNPTkZJR19CTlhUX0hXTU9OPXkKQ09ORklHX05F VF9WRU5ET1JfQlJPQ0FERT15CkNPTkZJR19CTkE9bQpDT05GSUdfTkVUX1ZFTkRPUl9DQURFTkNF PXkKQ09ORklHX01BQ0I9bQpDT05GSUdfTUFDQl9VU0VfSFdTVEFNUD15CiMgQ09ORklHX01BQ0Jf UENJIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfQ0FWSVVNPXkKIyBDT05GSUdfVEhVTkRF Ul9OSUNfUEYgaXMgbm90IHNldAojIENPTkZJR19USFVOREVSX05JQ19WRiBpcyBub3Qgc2V0CiMg Q09ORklHX1RIVU5ERVJfTklDX0JHWCBpcyBub3Qgc2V0CiMgQ09ORklHX1RIVU5ERVJfTklDX1JH WCBpcyBub3Qgc2V0CkNPTkZJR19DQVZJVU1fUFRQPXkKQ09ORklHX0xJUVVJRElPPW0KQ09ORklH X0xJUVVJRElPX1ZGPW0KQ09ORklHX05FVF9WRU5ET1JfQ0hFTFNJTz15CiMgQ09ORklHX0NIRUxT SU9fVDEgaXMgbm90IHNldApDT05GSUdfQ0hFTFNJT19UMz1tCkNPTkZJR19DSEVMU0lPX1Q0PW0K IyBDT05GSUdfQ0hFTFNJT19UNF9EQ0IgaXMgbm90IHNldApDT05GSUdfQ0hFTFNJT19UNFZGPW0K Q09ORklHX0NIRUxTSU9fTElCPW0KQ09ORklHX05FVF9WRU5ET1JfQ0lTQ089eQpDT05GSUdfRU5J Qz1tCkNPTkZJR19ORVRfVkVORE9SX0NPUlRJTkE9eQojIENPTkZJR19DWF9FQ0FUIGlzIG5vdCBz ZXQKQ09ORklHX0RORVQ9bQpDT05GSUdfTkVUX1ZFTkRPUl9ERUM9eQpDT05GSUdfTkVUX1RVTElQ PXkKQ09ORklHX0RFMjEwNFg9bQpDT05GSUdfREUyMTA0WF9EU0w9MApDT05GSUdfVFVMSVA9eQoj IENPTkZJR19UVUxJUF9NV0kgaXMgbm90IHNldApDT05GSUdfVFVMSVBfTU1JTz15CiMgQ09ORklH X1RVTElQX05BUEkgaXMgbm90IHNldApDT05GSUdfREU0WDU9bQpDT05GSUdfV0lOQk9ORF84NDA9 bQpDT05GSUdfRE05MTAyPW0KQ09ORklHX1VMSTUyNlg9bQpDT05GSUdfUENNQ0lBX1hJUkNPTT1t CiMgQ09ORklHX05FVF9WRU5ET1JfRExJTksgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9F TVVMRVg9eQpDT05GSUdfQkUyTkVUPW0KQ09ORklHX0JFMk5FVF9IV01PTj15CkNPTkZJR19CRTJO RVRfQkUyPXkKQ09ORklHX0JFMk5FVF9CRTM9eQpDT05GSUdfQkUyTkVUX0xBTkNFUj15CkNPTkZJ R19CRTJORVRfU0tZSEFXSz15CkNPTkZJR19ORVRfVkVORE9SX0VaQ0hJUD15CiMgQ09ORklHX05F VF9WRU5ET1JfSFAgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9IVUFXRUk9eQojIENPTkZJ R19ISU5JQyBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfSTgyNVhYIGlzIG5vdCBzZXQK Q09ORklHX05FVF9WRU5ET1JfSU5URUw9eQojIENPTkZJR19FMTAwIGlzIG5vdCBzZXQKQ09ORklH X0UxMDAwPXkKQ09ORklHX0UxMDAwRT15CkNPTkZJR19FMTAwMEVfSFdUUz15CkNPTkZJR19JR0I9 eQpDT05GSUdfSUdCX0hXTU9OPXkKQ09ORklHX0lHQlZGPW0KQ09ORklHX0lYR0I9eQpDT05GSUdf SVhHQkU9eQpDT05GSUdfSVhHQkVfSFdNT049eQpDT05GSUdfSVhHQkVfRENCPXkKQ09ORklHX0lY R0JFVkY9bQpDT05GSUdfSTQwRT1tCkNPTkZJR19JNDBFX0RDQj15CkNPTkZJR19JQVZGPW0KQ09O RklHX0k0MEVWRj1tCiMgQ09ORklHX0lDRSBpcyBub3Qgc2V0CkNPTkZJR19GTTEwSz1tCiMgQ09O RklHX0lHQyBpcyBub3Qgc2V0CkNPTkZJR19KTUU9bQpDT05GSUdfTkVUX1ZFTkRPUl9NQVJWRUxM PXkKQ09ORklHX01WTURJTz1tCkNPTkZJR19TS0dFPXkKIyBDT05GSUdfU0tHRV9ERUJVRyBpcyBu b3Qgc2V0CkNPTkZJR19TS0dFX0dFTkVTSVM9eQpDT05GSUdfU0tZMj1tCiMgQ09ORklHX1NLWTJf REVCVUcgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9NRUxMQU5PWD15CkNPTkZJR19NTFg0 X0VOPW0KQ09ORklHX01MWDRfRU5fRENCPXkKQ09ORklHX01MWDRfQ09SRT1tCkNPTkZJR19NTFg0 X0RFQlVHPXkKQ09ORklHX01MWDRfQ09SRV9HRU4yPXkKIyBDT05GSUdfTUxYNV9DT1JFIGlzIG5v dCBzZXQKIyBDT05GSUdfTUxYU1dfQ09SRSBpcyBub3Qgc2V0CiMgQ09ORklHX01MWEZXIGlzIG5v dCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9NSUNSRUwgaXMgbm90IHNldAojIENPTkZJR19ORVRf VkVORE9SX01JQ1JPQ0hJUCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX01JQ1JPU0VNST15 CiMgQ09ORklHX01TQ0NfT0NFTE9UX1NXSVRDSCBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9S X01ZUkk9eQpDT05GSUdfTVlSSTEwR0U9bQpDT05GSUdfTVlSSTEwR0VfRENBPXkKIyBDT05GSUdf RkVBTE5YIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRPUl9OQVRTRU1JIGlzIG5vdCBzZXQK Q09ORklHX05FVF9WRU5ET1JfTkVURVJJT049eQojIENPTkZJR19TMklPIGlzIG5vdCBzZXQKIyBD T05GSUdfVlhHRSBpcyBub3Qgc2V0CkNPTkZJR19ORVRfVkVORE9SX05FVFJPTk9NRT15CkNPTkZJ R19ORlA9bQpDT05GSUdfTkZQX0FQUF9GTE9XRVI9eQpDT05GSUdfTkZQX0FQUF9BQk1fTklDPXkK IyBDT05GSUdfTkZQX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfTkk9eQojIENP TkZJR19OSV9YR0VfTUFOQUdFTUVOVF9FTkVUIGlzIG5vdCBzZXQKIyBDT05GSUdfTkVUX1ZFTkRP Ul9OVklESUEgaXMgbm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9PS0k9eQpDT05GSUdfRVRIT0M9 bQpDT05GSUdfTkVUX1ZFTkRPUl9QQUNLRVRfRU5HSU5FUz15CiMgQ09ORklHX0hBTUFDSEkgaXMg bm90IHNldApDT05GSUdfWUVMTE9XRklOPW0KQ09ORklHX05FVF9WRU5ET1JfUUxPR0lDPXkKQ09O RklHX1FMQTNYWFg9bQpDT05GSUdfUUxDTklDPW0KQ09ORklHX1FMQ05JQ19TUklPVj15CkNPTkZJ R19RTENOSUNfRENCPXkKQ09ORklHX1FMQ05JQ19IV01PTj15CkNPTkZJR19RTEdFPW0KQ09ORklH X05FVFhFTl9OSUM9bQpDT05GSUdfUUVEPW0KQ09ORklHX1FFRF9TUklPVj15CkNPTkZJR19RRURF PW0KQ09ORklHX05FVF9WRU5ET1JfUVVBTENPTU09eQojIENPTkZJR19RQ09NX0VNQUMgaXMgbm90 IHNldAojIENPTkZJR19STU5FVCBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9WRU5ET1JfUkRDIGlz IG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfUkVBTFRFSz15CiMgQ09ORklHX0FUUCBpcyBub3Qg c2V0CkNPTkZJR184MTM5Q1A9eQpDT05GSUdfODEzOVRPTz15CiMgQ09ORklHXzgxMzlUT09fUElP IGlzIG5vdCBzZXQKIyBDT05GSUdfODEzOVRPT19UVU5FX1RXSVNURVIgaXMgbm90IHNldApDT05G SUdfODEzOVRPT184MTI5PXkKIyBDT05GSUdfODEzOV9PTERfUlhfUkVTRVQgaXMgbm90IHNldApD T05GSUdfUjgxNjk9eQpDT05GSUdfTkVUX1ZFTkRPUl9SRU5FU0FTPXkKQ09ORklHX05FVF9WRU5E T1JfUk9DS0VSPXkKQ09ORklHX1JPQ0tFUj1tCkNPTkZJR19ORVRfVkVORE9SX1NBTVNVTkc9eQoj IENPTkZJR19TWEdCRV9FVEggaXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1NFRVEgaXMg bm90IHNldApDT05GSUdfTkVUX1ZFTkRPUl9TT0xBUkZMQVJFPXkKQ09ORklHX1NGQz1tCkNPTkZJ R19TRkNfTVREPXkKQ09ORklHX1NGQ19NQ0RJX01PTj15CkNPTkZJR19TRkNfU1JJT1Y9eQpDT05G SUdfU0ZDX01DRElfTE9HR0lORz15CkNPTkZJR19TRkNfRkFMQ09OPW0KQ09ORklHX1NGQ19GQUxD T05fTVREPXkKIyBDT05GSUdfTkVUX1ZFTkRPUl9TSUxBTiBpcyBub3Qgc2V0CiMgQ09ORklHX05F VF9WRU5ET1JfU0lTIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfU01TQz15CkNPTkZJR19F UElDMTAwPW0KIyBDT05GSUdfU01TQzkxMVggaXMgbm90IHNldApDT05GSUdfU01TQzk0MjA9bQpD T05GSUdfTkVUX1ZFTkRPUl9TT0NJT05FWFQ9eQojIENPTkZJR19ORVRfVkVORE9SX1NUTUlDUk8g aXMgbm90IHNldAojIENPTkZJR19ORVRfVkVORE9SX1NVTiBpcyBub3Qgc2V0CkNPTkZJR19ORVRf VkVORE9SX1NZTk9QU1lTPXkKIyBDT05GSUdfRFdDX1hMR01BQyBpcyBub3Qgc2V0CiMgQ09ORklH X05FVF9WRU5ET1JfVEVIVVRJIGlzIG5vdCBzZXQKQ09ORklHX05FVF9WRU5ET1JfVEk9eQojIENP TkZJR19USV9DUFNXX1BIWV9TRUwgaXMgbm90IHNldAojIENPTkZJR19USV9DUFNXX0FMRSBpcyBu b3Qgc2V0CkNPTkZJR19UTEFOPW0KIyBDT05GSUdfTkVUX1ZFTkRPUl9WSUEgaXMgbm90IHNldAoj IENPTkZJR19ORVRfVkVORE9SX1dJWk5FVCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZEREkgaXMgbm90 IHNldAojIENPTkZJR19ISVBQSSBpcyBub3Qgc2V0CiMgQ09ORklHX05FVF9TQjEwMDAgaXMgbm90 IHNldApDT05GSUdfTURJT19ERVZJQ0U9eQpDT05GSUdfTURJT19CVVM9eQojIENPTkZJR19NRElP X0JDTV9VTklNQUMgaXMgbm90IHNldApDT05GSUdfTURJT19CSVRCQU5HPW0KIyBDT05GSUdfTURJ T19HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfTURJT19NU0NDX01JSU0gaXMgbm90IHNldAojIENP TkZJR19NRElPX1RIVU5ERVIgaXMgbm90IHNldApDT05GSUdfUEhZTElCPXkKQ09ORklHX1NXUEhZ PXkKIyBDT05GSUdfTEVEX1RSSUdHRVJfUEhZIGlzIG5vdCBzZXQKCiMKIyBNSUkgUEhZIGRldmlj ZSBkcml2ZXJzCiMKQ09ORklHX0FNRF9QSFk9bQojIENPTkZJR19BUVVBTlRJQV9QSFkgaXMgbm90 IHNldAojIENPTkZJR19BU0lYX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19BVDgwM1hfUEhZPW0KIyBD T05GSUdfQkNNN1hYWF9QSFkgaXMgbm90IHNldApDT05GSUdfQkNNODdYWF9QSFk9bQpDT05GSUdf QkNNX05FVF9QSFlMSUI9bQpDT05GSUdfQlJPQURDT01fUEhZPW0KQ09ORklHX0NJQ0FEQV9QSFk9 bQojIENPTkZJR19DT1JUSU5BX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19EQVZJQ09NX1BIWT1tCiMg Q09ORklHX0RQODM4MjJfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfRFA4M1RDODExX1BIWSBpcyBu b3Qgc2V0CiMgQ09ORklHX0RQODM4NDhfUEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfRFA4Mzg2N19Q SFkgaXMgbm90IHNldApDT05GSUdfRklYRURfUEhZPXkKQ09ORklHX0lDUExVU19QSFk9bQojIENP TkZJR19JTlRFTF9YV0FZX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19MU0lfRVQxMDExQ19QSFk9bQpD T05GSUdfTFhUX1BIWT1tCkNPTkZJR19NQVJWRUxMX1BIWT1tCiMgQ09ORklHX01BUlZFTExfMTBH X1BIWSBpcyBub3Qgc2V0CkNPTkZJR19NSUNSRUxfUEhZPW0KIyBDT05GSUdfTUlDUk9DSElQX1BI WSBpcyBub3Qgc2V0CiMgQ09ORklHX01JQ1JPQ0hJUF9UMV9QSFkgaXMgbm90IHNldAojIENPTkZJ R19NSUNST1NFTUlfUEhZIGlzIG5vdCBzZXQKQ09ORklHX05BVElPTkFMX1BIWT1tCkNPTkZJR19R U0VNSV9QSFk9bQpDT05GSUdfUkVBTFRFS19QSFk9eQojIENPTkZJR19SRU5FU0FTX1BIWSBpcyBu b3Qgc2V0CiMgQ09ORklHX1JPQ0tDSElQX1BIWSBpcyBub3Qgc2V0CkNPTkZJR19TTVNDX1BIWT1t CkNPTkZJR19TVEUxMFhQPW0KIyBDT05GSUdfVEVSQU5FVElDU19QSFkgaXMgbm90IHNldApDT05G SUdfVklURVNTRV9QSFk9bQojIENPTkZJR19YSUxJTlhfR01JSTJSR01JSSBpcyBub3Qgc2V0CiMg Q09ORklHX01JQ1JFTF9LUzg5OTVNQSBpcyBub3Qgc2V0CiMgQ09ORklHX1BMSVAgaXMgbm90IHNl dApDT05GSUdfUFBQPW0KQ09ORklHX1BQUF9CU0RDT01QPW0KQ09ORklHX1BQUF9ERUZMQVRFPW0K Q09ORklHX1BQUF9GSUxURVI9eQpDT05GSUdfUFBQX01QUEU9bQpDT05GSUdfUFBQX01VTFRJTElO Sz15CkNPTkZJR19QUFBPQVRNPW0KQ09ORklHX1BQUE9FPW0KQ09ORklHX1BQVFA9bQpDT05GSUdf UFBQT0wyVFA9bQpDT05GSUdfUFBQX0FTWU5DPW0KQ09ORklHX1BQUF9TWU5DX1RUWT1tCkNPTkZJ R19TTElQPW0KQ09ORklHX1NMSEM9bQpDT05GSUdfU0xJUF9DT01QUkVTU0VEPXkKQ09ORklHX1NM SVBfU01BUlQ9eQojIENPTkZJR19TTElQX01PREVfU0xJUDYgaXMgbm90IHNldApDT05GSUdfVVNC X05FVF9EUklWRVJTPXkKQ09ORklHX1VTQl9DQVRDPXkKQ09ORklHX1VTQl9LQVdFVEg9eQpDT05G SUdfVVNCX1BFR0FTVVM9eQpDT05GSUdfVVNCX1JUTDgxNTA9eQpDT05GSUdfVVNCX1JUTDgxNTI9 bQojIENPTkZJR19VU0JfTEFONzhYWCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfVVNCTkVUPXkKQ09O RklHX1VTQl9ORVRfQVg4ODE3WD15CkNPTkZJR19VU0JfTkVUX0FYODgxNzlfMTc4QT1tCkNPTkZJ R19VU0JfTkVUX0NEQ0VUSEVSPXkKQ09ORklHX1VTQl9ORVRfQ0RDX0VFTT15CkNPTkZJR19VU0Jf TkVUX0NEQ19OQ009bQpDT05GSUdfVVNCX05FVF9IVUFXRUlfQ0RDX05DTT1tCkNPTkZJR19VU0Jf TkVUX0NEQ19NQklNPW0KQ09ORklHX1VTQl9ORVRfRE05NjAxPXkKIyBDT05GSUdfVVNCX05FVF9T Ujk3MDAgaXMgbm90IHNldAojIENPTkZJR19VU0JfTkVUX1NSOTgwMCBpcyBub3Qgc2V0CkNPTkZJ R19VU0JfTkVUX1NNU0M3NVhYPXkKQ09ORklHX1VTQl9ORVRfU01TQzk1WFg9eQpDT05GSUdfVVNC X05FVF9HTDYyMEE9eQpDT05GSUdfVVNCX05FVF9ORVQxMDgwPXkKQ09ORklHX1VTQl9ORVRfUExV U0I9eQpDT05GSUdfVVNCX05FVF9NQ1M3ODMwPXkKQ09ORklHX1VTQl9ORVRfUk5ESVNfSE9TVD15 CkNPTkZJR19VU0JfTkVUX0NEQ19TVUJTRVRfRU5BQkxFPXkKQ09ORklHX1VTQl9ORVRfQ0RDX1NV QlNFVD15CkNPTkZJR19VU0JfQUxJX001NjMyPXkKQ09ORklHX1VTQl9BTjI3MjA9eQpDT05GSUdf VVNCX0JFTEtJTj15CkNPTkZJR19VU0JfQVJNTElOVVg9eQpDT05GSUdfVVNCX0VQU09OMjg4OD15 CkNPTkZJR19VU0JfS0MyMTkwPXkKQ09ORklHX1VTQl9ORVRfWkFVUlVTPXkKQ09ORklHX1VTQl9O RVRfQ1g4MjMxMF9FVEg9bQpDT05GSUdfVVNCX05FVF9LQUxNSUE9bQpDT05GSUdfVVNCX05FVF9R TUlfV1dBTj1tCkNPTkZJR19VU0JfSFNPPW0KQ09ORklHX1VTQl9ORVRfSU5UNTFYMT15CkNPTkZJ R19VU0JfSVBIRVRIPXkKQ09ORklHX1VTQl9TSUVSUkFfTkVUPXkKQ09ORklHX1VTQl9WTDYwMD1t CiMgQ09ORklHX1VTQl9ORVRfQ0g5MjAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX05FVF9BUUMx MTEgaXMgbm90IHNldApDT05GSUdfV0xBTj15CiMgQ09ORklHX1dJUkVMRVNTX1dEUyBpcyBub3Qg c2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9BRE1URUs9eQojIENPTkZJR19BRE04MjExIGlzIG5vdCBz ZXQKQ09ORklHX0FUSF9DT01NT049bQpDT05GSUdfV0xBTl9WRU5ET1JfQVRIPXkKIyBDT05GSUdf QVRIX0RFQlVHIGlzIG5vdCBzZXQKIyBDT05GSUdfQVRINUsgaXMgbm90IHNldAojIENPTkZJR19B VEg1S19QQ0kgaXMgbm90IHNldApDT05GSUdfQVRIOUtfSFc9bQpDT05GSUdfQVRIOUtfQ09NTU9O PW0KQ09ORklHX0FUSDlLX0JUQ09FWF9TVVBQT1JUPXkKIyBDT05GSUdfQVRIOUsgaXMgbm90IHNl dApDT05GSUdfQVRIOUtfSFRDPW0KIyBDT05GSUdfQVRIOUtfSFRDX0RFQlVHRlMgaXMgbm90IHNl dAojIENPTkZJR19DQVJMOTE3MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FUSDZLTCBpcyBub3Qgc2V0 CiMgQ09ORklHX0FSNTUyMyBpcyBub3Qgc2V0CiMgQ09ORklHX1dJTDYyMTAgaXMgbm90IHNldAoj IENPTkZJR19BVEgxMEsgaXMgbm90IHNldAojIENPTkZJR19XQ04zNlhYIGlzIG5vdCBzZXQKQ09O RklHX1dMQU5fVkVORE9SX0FUTUVMPXkKIyBDT05GSUdfQVRNRUwgaXMgbm90IHNldAojIENPTkZJ R19BVDc2QzUwWF9VU0IgaXMgbm90IHNldApDT05GSUdfV0xBTl9WRU5ET1JfQlJPQURDT009eQoj IENPTkZJR19CNDMgaXMgbm90IHNldAojIENPTkZJR19CNDNMRUdBQ1kgaXMgbm90IHNldAojIENP TkZJR19CUkNNU01BQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JSQ01GTUFDIGlzIG5vdCBzZXQKQ09O RklHX1dMQU5fVkVORE9SX0NJU0NPPXkKIyBDT05GSUdfQUlSTyBpcyBub3Qgc2V0CkNPTkZJR19X TEFOX1ZFTkRPUl9JTlRFTD15CiMgQ09ORklHX0lQVzIxMDAgaXMgbm90IHNldAojIENPTkZJR19J UFcyMjAwIGlzIG5vdCBzZXQKQ09ORklHX0lXTEVHQUNZPW0KQ09ORklHX0lXTDQ5NjU9bQpDT05G SUdfSVdMMzk0NT1tCgojCiMgaXdsMzk0NSAvIGl3bDQ5NjUgRGVidWdnaW5nIE9wdGlvbnMKIwpD T05GSUdfSVdMRUdBQ1lfREVCVUc9eQpDT05GSUdfSVdMRUdBQ1lfREVCVUdGUz15CkNPTkZJR19J V0xXSUZJPW0KQ09ORklHX0lXTFdJRklfTEVEUz15CkNPTkZJR19JV0xEVk09bQpDT05GSUdfSVdM TVZNPW0KQ09ORklHX0lXTFdJRklfT1BNT0RFX01PRFVMQVI9eQojIENPTkZJR19JV0xXSUZJX0JD QVNUX0ZJTFRFUklORyBpcyBub3Qgc2V0CiMgQ09ORklHX0lXTFdJRklfUENJRV9SVFBNIGlzIG5v dCBzZXQKCiMKIyBEZWJ1Z2dpbmcgT3B0aW9ucwojCiMgQ09ORklHX0lXTFdJRklfREVCVUcgaXMg bm90IHNldApDT05GSUdfSVdMV0lGSV9ERUJVR0ZTPXkKIyBDT05GSUdfSVdMV0lGSV9ERVZJQ0Vf VFJBQ0lORyBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9JTlRFUlNJTD15CiMgQ09ORklH X0hPU1RBUCBpcyBub3Qgc2V0CiMgQ09ORklHX0hFUk1FUyBpcyBub3Qgc2V0CiMgQ09ORklHX1A1 NF9DT01NT04gaXMgbm90IHNldAojIENPTkZJR19QUklTTTU0IGlzIG5vdCBzZXQKQ09ORklHX1dM QU5fVkVORE9SX01BUlZFTEw9eQojIENPTkZJR19MSUJFUlRBUyBpcyBub3Qgc2V0CiMgQ09ORklH X0xJQkVSVEFTX1RISU5GSVJNIGlzIG5vdCBzZXQKIyBDT05GSUdfTVdJRklFWCBpcyBub3Qgc2V0 CiMgQ09ORklHX01XTDhLIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX01FRElBVEVLPXkK IyBDT05GSUdfTVQ3NjAxVSBpcyBub3Qgc2V0CiMgQ09ORklHX01UNzZ4MFUgaXMgbm90IHNldAoj IENPTkZJR19NVDc2eDBFIGlzIG5vdCBzZXQKIyBDT05GSUdfTVQ3NngyRSBpcyBub3Qgc2V0CiMg Q09ORklHX01UNzZ4MlUgaXMgbm90IHNldAojIENPTkZJR19NVDc2MDNFIGlzIG5vdCBzZXQKQ09O RklHX1dMQU5fVkVORE9SX1JBTElOSz15CiMgQ09ORklHX1JUMlgwMCBpcyBub3Qgc2V0CkNPTkZJ R19XTEFOX1ZFTkRPUl9SRUFMVEVLPXkKIyBDT05GSUdfUlRMODE4MCBpcyBub3Qgc2V0CiMgQ09O RklHX1JUTDgxODcgaXMgbm90IHNldAojIENPTkZJR19SVExfQ0FSRFMgaXMgbm90IHNldAojIENP TkZJR19SVEw4WFhYVSBpcyBub3Qgc2V0CkNPTkZJR19XTEFOX1ZFTkRPUl9SU0k9eQojIENPTkZJ R19SU0lfOTFYIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1NUPXkKIyBDT05GSUdfQ1cx MjAwIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1RJPXkKIyBDT05GSUdfV0wxMjUxIGlz IG5vdCBzZXQKIyBDT05GSUdfV0wxMlhYIGlzIG5vdCBzZXQKIyBDT05GSUdfV0wxOFhYIGlzIG5v dCBzZXQKIyBDT05GSUdfV0xDT1JFIGlzIG5vdCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1pZREFT PXkKIyBDT05GSUdfVVNCX1pEMTIwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1pEMTIxMVJXIGlzIG5v dCBzZXQKQ09ORklHX1dMQU5fVkVORE9SX1FVQU5URU5OQT15CiMgQ09ORklHX1FUTkZNQUNfUENJ RSBpcyBub3Qgc2V0CkNPTkZJR19NQUM4MDIxMV9IV1NJTT1tCiMgQ09ORklHX1VTQl9ORVRfUk5E SVNfV0xBTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJUlRfV0lGSSBpcyBub3Qgc2V0CgojCiMgRW5h YmxlIFdpTUFYIChOZXR3b3JraW5nIG9wdGlvbnMpIHRvIHNlZSB0aGUgV2lNQVggZHJpdmVycwoj CkNPTkZJR19XQU49eQojIENPTkZJR19MQU5NRURJQSBpcyBub3Qgc2V0CkNPTkZJR19IRExDPW0K Q09ORklHX0hETENfUkFXPW0KIyBDT05GSUdfSERMQ19SQVdfRVRIIGlzIG5vdCBzZXQKQ09ORklH X0hETENfQ0lTQ089bQpDT05GSUdfSERMQ19GUj1tCkNPTkZJR19IRExDX1BQUD1tCgojCiMgWC4y NS9MQVBCIHN1cHBvcnQgaXMgZGlzYWJsZWQKIwojIENPTkZJR19QQ0kyMDBTWU4gaXMgbm90IHNl dAojIENPTkZJR19XQU5YTCBpcyBub3Qgc2V0CiMgQ09ORklHX1BDMzAwVE9PIGlzIG5vdCBzZXQK IyBDT05GSUdfRkFSU1lOQyBpcyBub3Qgc2V0CiMgQ09ORklHX0RTQ0M0IGlzIG5vdCBzZXQKQ09O RklHX0RMQ0k9bQpDT05GSUdfRExDSV9NQVg9OAojIENPTkZJR19TQk5JIGlzIG5vdCBzZXQKQ09O RklHX0lFRUU4MDIxNTRfRFJJVkVSUz1tCkNPTkZJR19JRUVFODAyMTU0X0ZBS0VMQj1tCiMgQ09O RklHX0lFRUU4MDIxNTRfQVQ4NlJGMjMwIGlzIG5vdCBzZXQKIyBDT05GSUdfSUVFRTgwMjE1NF9N UkYyNEo0MCBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQ0MyNTIwIGlzIG5vdCBzZXQK IyBDT05GSUdfSUVFRTgwMjE1NF9BVFVTQiBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRf QURGNzI0MiBpcyBub3Qgc2V0CiMgQ09ORklHX0lFRUU4MDIxNTRfQ0E4MjEwIGlzIG5vdCBzZXQK IyBDT05GSUdfSUVFRTgwMjE1NF9NQ1IyMEEgaXMgbm90IHNldAojIENPTkZJR19JRUVFODAyMTU0 X0hXU0lNIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9ORVRERVZfRlJPTlRFTkQ9bQpDT05GSUdfVk1Y TkVUMz1tCkNPTkZJR19GVUpJVFNVX0VTPW0KQ09ORklHX1RIVU5ERVJCT0xUX05FVD1tCkNPTkZJ R19IWVBFUlZfTkVUPW0KQ09ORklHX05FVERFVlNJTT1tCkNPTkZJR19ORVRfRkFJTE9WRVI9bQpD T05GSUdfSVNETj15CkNPTkZJR19JU0ROX0k0TD1tCkNPTkZJR19JU0ROX1BQUD15CkNPTkZJR19J U0ROX1BQUF9WSj15CkNPTkZJR19JU0ROX01QUD15CkNPTkZJR19JUFBQX0ZJTFRFUj15CiMgQ09O RklHX0lTRE5fUFBQX0JTRENPTVAgaXMgbm90IHNldApDT05GSUdfSVNETl9BVURJTz15CkNPTkZJ R19JU0ROX1RUWV9GQVg9eQoKIwojIElTRE4gZmVhdHVyZSBzdWJtb2R1bGVzCiMKQ09ORklHX0lT RE5fRElWRVJTSU9OPW0KCiMKIyBJU0RONExpbnV4IGhhcmR3YXJlIGRyaXZlcnMKIwoKIwojIFBh c3NpdmUgY2FyZHMKIwpDT05GSUdfSVNETl9EUlZfSElTQVg9bQoKIwojIEQtY2hhbm5lbCBwcm90 b2NvbCBmZWF0dXJlcwojCkNPTkZJR19ISVNBWF9FVVJPPXkKQ09ORklHX0RFX0FPQz15CkNPTkZJ R19ISVNBWF9OT19TRU5EQ09NUExFVEU9eQpDT05GSUdfSElTQVhfTk9fTExDPXkKQ09ORklHX0hJ U0FYX05PX0tFWVBBRD15CkNPTkZJR19ISVNBWF8xVFI2PXkKQ09ORklHX0hJU0FYX05JMT15CkNP TkZJR19ISVNBWF9NQVhfQ0FSRFM9OAoKIwojIEhpU2F4IHN1cHBvcnRlZCBjYXJkcwojCkNPTkZJ R19ISVNBWF8xNl8zPXkKQ09ORklHX0hJU0FYX1RFTEVTUENJPXkKQ09ORklHX0hJU0FYX1MwQk9Y PXkKQ09ORklHX0hJU0FYX0ZSSVRaUENJPXkKQ09ORklHX0hJU0FYX0FWTV9BMV9QQ01DSUE9eQpD T05GSUdfSElTQVhfRUxTQT15CkNPTkZJR19ISVNBWF9ESUVITERJVkE9eQpDT05GSUdfSElTQVhf U0VETEJBVUVSPXkKQ09ORklHX0hJU0FYX05FVEpFVD15CkNPTkZJR19ISVNBWF9ORVRKRVRfVT15 CkNPTkZJR19ISVNBWF9OSUNDWT15CkNPTkZJR19ISVNBWF9CS01fQTRUPXkKQ09ORklHX0hJU0FY X1NDVF9RVUFEUk89eQpDT05GSUdfSElTQVhfR0FaRUw9eQpDT05GSUdfSElTQVhfSEZDX1BDST15 CkNPTkZJR19ISVNBWF9XNjY5Mj15CkNPTkZJR19ISVNBWF9IRkNfU1g9eQpDT05GSUdfSElTQVhf RU5URVJOT1dfUENJPXkKIyBDT05GSUdfSElTQVhfREVCVUcgaXMgbm90IHNldAoKIwojIEhpU2F4 IFBDTUNJQSBjYXJkIHNlcnZpY2UgbW9kdWxlcwojCgojCiMgSGlTYXggc3ViIGRyaXZlciBtb2R1 bGVzCiMKQ09ORklHX0hJU0FYX1NUNTQ4MT1tCiMgQ09ORklHX0hJU0FYX0hGQ1VTQiBpcyBub3Qg c2V0CkNPTkZJR19ISVNBWF9IRkM0UzhTPW0KQ09ORklHX0hJU0FYX0ZSSVRaX1BDSVBOUD1tCkNP TkZJR19JU0ROX0NBUEk9bQojIENPTkZJR19DQVBJX1RSQUNFIGlzIG5vdCBzZXQKQ09ORklHX0lT RE5fQ0FQSV9DQVBJMjA9bQpDT05GSUdfSVNETl9DQVBJX01JRERMRVdBUkU9eQpDT05GSUdfSVNE Tl9DQVBJX0NBUElEUlY9bQojIENPTkZJR19JU0ROX0NBUElfQ0FQSURSVl9WRVJCT1NFIGlzIG5v dCBzZXQKCiMKIyBDQVBJIGhhcmR3YXJlIGRyaXZlcnMKIwpDT05GSUdfQ0FQSV9BVk09eQpDT05G SUdfSVNETl9EUlZfQVZNQjFfQjFQQ0k9bQpDT05GSUdfSVNETl9EUlZfQVZNQjFfQjFQQ0lWND15 CkNPTkZJR19JU0ROX0RSVl9BVk1CMV9UMVBDST1tCkNPTkZJR19JU0ROX0RSVl9BVk1CMV9DND1t CkNPTkZJR19JU0ROX0RSVl9HSUdBU0VUPW0KQ09ORklHX0dJR0FTRVRfQ0FQST15CkNPTkZJR19H SUdBU0VUX0JBU0U9bQpDT05GSUdfR0lHQVNFVF9NMTA1PW0KQ09ORklHX0dJR0FTRVRfTTEwMT1t CiMgQ09ORklHX0dJR0FTRVRfREVCVUcgaXMgbm90IHNldApDT05GSUdfSFlTRE49bQpDT05GSUdf SFlTRE5fQ0FQST15CkNPTkZJR19NSVNETj1tCkNPTkZJR19NSVNETl9EU1A9bQpDT05GSUdfTUlT RE5fTDFPSVA9bQoKIwojIG1JU0ROIGhhcmR3YXJlIGRyaXZlcnMKIwpDT05GSUdfTUlTRE5fSEZD UENJPW0KQ09ORklHX01JU0ROX0hGQ01VTFRJPW0KQ09ORklHX01JU0ROX0hGQ1VTQj1tCkNPTkZJ R19NSVNETl9BVk1GUklUWj1tCkNPTkZJR19NSVNETl9TUEVFREZBWD1tCkNPTkZJR19NSVNETl9J TkZJTkVPTj1tCkNPTkZJR19NSVNETl9XNjY5Mj1tCkNPTkZJR19NSVNETl9ORVRKRVQ9bQpDT05G SUdfTUlTRE5fSVBBQz1tCkNPTkZJR19NSVNETl9JU0FSPW0KQ09ORklHX0lTRE5fSERMQz1tCiMg Q09ORklHX05WTSBpcyBub3Qgc2V0CgojCiMgSW5wdXQgZGV2aWNlIHN1cHBvcnQKIwpDT05GSUdf SU5QVVQ9eQpDT05GSUdfSU5QVVRfTEVEUz15CkNPTkZJR19JTlBVVF9GRl9NRU1MRVNTPXkKQ09O RklHX0lOUFVUX1BPTExERVY9bQpDT05GSUdfSU5QVVRfU1BBUlNFS01BUD1tCiMgQ09ORklHX0lO UFVUX01BVFJJWEtNQVAgaXMgbm90IHNldAoKIwojIFVzZXJsYW5kIGludGVyZmFjZXMKIwpDT05G SUdfSU5QVVRfTU9VU0VERVY9eQojIENPTkZJR19JTlBVVF9NT1VTRURFVl9QU0FVWCBpcyBub3Qg c2V0CkNPTkZJR19JTlBVVF9NT1VTRURFVl9TQ1JFRU5fWD0xMDI0CkNPTkZJR19JTlBVVF9NT1VT RURFVl9TQ1JFRU5fWT03NjgKQ09ORklHX0lOUFVUX0pPWURFVj1tCkNPTkZJR19JTlBVVF9FVkRF Vj15CiMgQ09ORklHX0lOUFVUX0VWQlVHIGlzIG5vdCBzZXQKCiMKIyBJbnB1dCBEZXZpY2UgRHJp dmVycwojCkNPTkZJR19JTlBVVF9LRVlCT0FSRD15CiMgQ09ORklHX0tFWUJPQVJEX0FEQyBpcyBu b3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0FEUDU1ODggaXMgbm90IHNldAojIENPTkZJR19LRVlC T0FSRF9BRFA1NTg5IGlzIG5vdCBzZXQKQ09ORklHX0tFWUJPQVJEX0FUS0JEPXkKIyBDT05GSUdf S0VZQk9BUkRfUVQxMDcwIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfUVQyMTYwIGlzIG5v dCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfRExJTktfRElSNjg1IGlzIG5vdCBzZXQKIyBDT05GSUdf S0VZQk9BUkRfTEtLQkQgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9HUElPIGlzIG5vdCBz ZXQKIyBDT05GSUdfS0VZQk9BUkRfR1BJT19QT0xMRUQgaXMgbm90IHNldAojIENPTkZJR19LRVlC T0FSRF9UQ0E2NDE2IGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZQk9BUkRfVENBODQxOCBpcyBub3Qg c2V0CiMgQ09ORklHX0tFWUJPQVJEX01BVFJJWCBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJE X0xNODMyMyBpcyBub3Qgc2V0CiMgQ09ORklHX0tFWUJPQVJEX0xNODMzMyBpcyBub3Qgc2V0CiMg Q09ORklHX0tFWUJPQVJEX01BWDczNTkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9NQ1Mg aXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9NUFIxMjEgaXMgbm90IHNldAojIENPTkZJR19L RVlCT0FSRF9ORVdUT04gaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9PUEVOQ09SRVMgaXMg bm90IHNldAojIENPTkZJR19LRVlCT0FSRF9TQU1TVU5HIGlzIG5vdCBzZXQKIyBDT05GSUdfS0VZ Qk9BUkRfU1RPV0FXQVkgaXMgbm90IHNldAojIENPTkZJR19LRVlCT0FSRF9TVU5LQkQgaXMgbm90 IHNldAojIENPTkZJR19LRVlCT0FSRF9UTTJfVE9VQ0hLRVkgaXMgbm90IHNldAojIENPTkZJR19L RVlCT0FSRF9YVEtCRCBpcyBub3Qgc2V0CkNPTkZJR19JTlBVVF9NT1VTRT15CkNPTkZJR19NT1VT RV9QUzI9eQpDT05GSUdfTU9VU0VfUFMyX0FMUFM9eQpDT05GSUdfTU9VU0VfUFMyX0JZRD15CkNP TkZJR19NT1VTRV9QUzJfTE9HSVBTMlBQPXkKQ09ORklHX01PVVNFX1BTMl9TWU5BUFRJQ1M9eQpD T05GSUdfTU9VU0VfUFMyX1NZTkFQVElDU19TTUJVUz15CkNPTkZJR19NT1VTRV9QUzJfQ1lQUkVT Uz15CkNPTkZJR19NT1VTRV9QUzJfTElGRUJPT0s9eQpDT05GSUdfTU9VU0VfUFMyX1RSQUNLUE9J TlQ9eQpDT05GSUdfTU9VU0VfUFMyX0VMQU5URUNIPXkKQ09ORklHX01PVVNFX1BTMl9FTEFOVEVD SF9TTUJVUz15CkNPTkZJR19NT1VTRV9QUzJfU0VOVEVMSUM9eQojIENPTkZJR19NT1VTRV9QUzJf VE9VQ0hLSVQgaXMgbm90IHNldApDT05GSUdfTU9VU0VfUFMyX0ZPQ0FMVEVDSD15CkNPTkZJR19N T1VTRV9QUzJfVk1NT1VTRT15CkNPTkZJR19NT1VTRV9QUzJfU01CVVM9eQpDT05GSUdfTU9VU0Vf U0VSSUFMPW0KQ09ORklHX01PVVNFX0FQUExFVE9VQ0g9bQpDT05GSUdfTU9VU0VfQkNNNTk3ND1t CkNPTkZJR19NT1VTRV9DWUFQQT1tCiMgQ09ORklHX01PVVNFX0VMQU5fSTJDIGlzIG5vdCBzZXQK Q09ORklHX01PVVNFX1ZTWFhYQUE9bQojIENPTkZJR19NT1VTRV9HUElPIGlzIG5vdCBzZXQKQ09O RklHX01PVVNFX1NZTkFQVElDU19JMkM9bQpDT05GSUdfTU9VU0VfU1lOQVBUSUNTX1VTQj1tCiMg Q09ORklHX0lOUFVUX0pPWVNUSUNLIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX1RBQkxFVD15CkNP TkZJR19UQUJMRVRfVVNCX0FDRUNBRD1tCkNPTkZJR19UQUJMRVRfVVNCX0FJUFRFSz1tCkNPTkZJ R19UQUJMRVRfVVNCX0dUQ089bQojIENPTkZJR19UQUJMRVRfVVNCX0hBTldBTkcgaXMgbm90IHNl dApDT05GSUdfVEFCTEVUX1VTQl9LQlRBQj1tCiMgQ09ORklHX1RBQkxFVF9VU0JfUEVHQVNVUyBp cyBub3Qgc2V0CiMgQ09ORklHX1RBQkxFVF9TRVJJQUxfV0FDT000IGlzIG5vdCBzZXQKQ09ORklH X0lOUFVUX1RPVUNIU0NSRUVOPXkKQ09ORklHX1RPVUNIU0NSRUVOX1BST1BFUlRJRVM9eQojIENP TkZJR19UT1VDSFNDUkVFTl9BRFM3ODQ2IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f QUQ3ODc3IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQUQ3ODc5IGlzIG5vdCBzZXQK IyBDT05GSUdfVE9VQ0hTQ1JFRU5fQURDIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f QVRNRUxfTVhUIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQVVPX1BJWENJUiBpcyBu b3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0JVMjEwMTMgaXMgbm90IHNldAojIENPTkZJR19U T1VDSFNDUkVFTl9CVTIxMDI5IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ0hJUE9O RV9JQ044NTA1IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fQ1k4Q1RNRzExMCBpcyBu b3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0NZVFRTUF9DT1JFIGlzIG5vdCBzZXQKIyBDT05G SUdfVE9VQ0hTQ1JFRU5fQ1lUVFNQNF9DT1JFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JF RU5fRFlOQVBSTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0hBTVBTSElSRSBpcyBu b3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0VFVEkgaXMgbm90IHNldAojIENPTkZJR19UT1VD SFNDUkVFTl9FR0FMQVhfU0VSSUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRVhD MzAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX0ZVSklUU1UgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9HT09ESVggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF Tl9ISURFRVAgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9JTEkyMTBYIGlzIG5vdCBz ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUzZTWTc2MSBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNI U0NSRUVOX0dVTlpFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fRUtURjIxMjcgaXMg bm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9FTEFOIGlzIG5vdCBzZXQKQ09ORklHX1RPVUNI U0NSRUVOX0VMTz1tCkNPTkZJR19UT1VDSFNDUkVFTl9XQUNPTV9XODAwMT1tCkNPTkZJR19UT1VD SFNDUkVFTl9XQUNPTV9JMkM9bQojIENPTkZJR19UT1VDSFNDUkVFTl9NQVgxMTgwMSBpcyBub3Qg c2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01DUzUwMDAgaXMgbm90IHNldAojIENPTkZJR19UT1VD SFNDUkVFTl9NTVMxMTQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9NRUxGQVNfTUlQ NCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01UT1VDSCBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX0lORVhJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX01L NzEyIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUEVOTU9VTlQgaXMgbm90IHNldAoj IENPTkZJR19UT1VDSFNDUkVFTl9FRFRfRlQ1WDA2IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hT Q1JFRU5fVE9VQ0hSSUdIVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1RPVUNIV0lO IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUElYQ0lSIGlzIG5vdCBzZXQKIyBDT05G SUdfVE9VQ0hTQ1JFRU5fV0RUODdYWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVF Tl9XTTk3WFggaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9VU0JfQ09NUE9TSVRFIGlz IG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVE9VQ0hJVDIxMyBpcyBub3Qgc2V0CiMgQ09O RklHX1RPVUNIU0NSRUVOX1RTQ19TRVJJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVO X1RTQzIwMDQgaXMgbm90IHNldAojIENPTkZJR19UT1VDSFNDUkVFTl9UU0MyMDA1IGlzIG5vdCBz ZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVFNDMjAwNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNI U0NSRUVOX1JNX1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU0lMRUFEIGlzIG5v dCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fU0lTX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1RP VUNIU0NSRUVOX1NUMTIzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NUTUZUUyBp cyBub3Qgc2V0CiMgQ09ORklHX1RPVUNIU0NSRUVOX1NVUjQwIGlzIG5vdCBzZXQKIyBDT05GSUdf VE9VQ0hTQ1JFRU5fU1VSRkFDRTNfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5f U1g4NjU0IGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fVFBTNjUwN1ggaXMgbm90IHNl dAojIENPTkZJR19UT1VDSFNDUkVFTl9aRVQ2MjIzIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hT Q1JFRU5fWkZPUkNFIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9VQ0hTQ1JFRU5fUk9ITV9CVTIxMDIz IGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX01JU0M9eQojIENPTkZJR19JTlBVVF9BRDcxNFggaXMg bm90IHNldAojIENPTkZJR19JTlBVVF9CTUExNTAgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9F M1gwX0JVVFRPTiBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX01TTV9WSUJSQVRPUiBpcyBub3Qg c2V0CkNPTkZJR19JTlBVVF9QQ1NQS1I9bQojIENPTkZJR19JTlBVVF9NTUE4NDUwIGlzIG5vdCBz ZXQKQ09ORklHX0lOUFVUX0FQQU5FTD1tCkNPTkZJR19JTlBVVF9HUDJBPW0KIyBDT05GSUdfSU5Q VVRfR1BJT19CRUVQRVIgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9HUElPX0RFQ09ERVIgaXMg bm90IHNldApDT05GSUdfSU5QVVRfQVRMQVNfQlROUz1tCkNPTkZJR19JTlBVVF9BVElfUkVNT1RF Mj1tCkNPTkZJR19JTlBVVF9LRVlTUEFOX1JFTU9URT1tCiMgQ09ORklHX0lOUFVUX0tYVEo5IGlz IG5vdCBzZXQKQ09ORklHX0lOUFVUX1BPV0VSTUFURT1tCkNPTkZJR19JTlBVVF9ZRUFMSU5LPW0K Q09ORklHX0lOUFVUX0NNMTA5PW0KQ09ORklHX0lOUFVUX1VJTlBVVD1tCiMgQ09ORklHX0lOUFVU X1BDRjg1NzQgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9QV01fQkVFUEVSIGlzIG5vdCBzZXQK IyBDT05GSUdfSU5QVVRfUFdNX1ZJQlJBIGlzIG5vdCBzZXQKQ09ORklHX0lOUFVUX0dQSU9fUk9U QVJZX0VOQ09ERVI9bQojIENPTkZJR19JTlBVVF9BRFhMMzRYIGlzIG5vdCBzZXQKIyBDT05GSUdf SU5QVVRfSU1TX1BDVSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOUFVUX0NNQTMwMDAgaXMgbm90IHNl dApDT05GSUdfSU5QVVRfWEVOX0tCRERFVl9GUk9OVEVORD1tCiMgQ09ORklHX0lOUFVUX0lERUFQ QURfU0xJREVCQVIgaXMgbm90IHNldAojIENPTkZJR19JTlBVVF9EUlYyNjBYX0hBUFRJQ1MgaXMg bm90IHNldAojIENPTkZJR19JTlBVVF9EUlYyNjY1X0hBUFRJQ1MgaXMgbm90IHNldAojIENPTkZJ R19JTlBVVF9EUlYyNjY3X0hBUFRJQ1MgaXMgbm90IHNldApDT05GSUdfUk1JNF9DT1JFPW0KIyBD T05GSUdfUk1JNF9JMkMgaXMgbm90IHNldAojIENPTkZJR19STUk0X1NQSSBpcyBub3Qgc2V0CkNP TkZJR19STUk0X1NNQj1tCkNPTkZJR19STUk0X0YwMz15CkNPTkZJR19STUk0X0YwM19TRVJJTz1t CkNPTkZJR19STUk0XzJEX1NFTlNPUj15CkNPTkZJR19STUk0X0YxMT15CkNPTkZJR19STUk0X0Yx Mj15CkNPTkZJR19STUk0X0YzMD15CiMgQ09ORklHX1JNSTRfRjM0IGlzIG5vdCBzZXQKIyBDT05G SUdfUk1JNF9GNTQgaXMgbm90IHNldAojIENPTkZJR19STUk0X0Y1NSBpcyBub3Qgc2V0CgojCiMg SGFyZHdhcmUgSS9PIHBvcnRzCiMKQ09ORklHX1NFUklPPXkKQ09ORklHX0FSQ0hfTUlHSFRfSEFW RV9QQ19TRVJJTz15CkNPTkZJR19TRVJJT19JODA0Mj15CkNPTkZJR19TRVJJT19TRVJQT1JUPXkK IyBDT05GSUdfU0VSSU9fQ1Q4MkM3MTAgaXMgbm90IHNldAojIENPTkZJR19TRVJJT19QQVJLQkQg aXMgbm90IHNldAojIENPTkZJR19TRVJJT19QQ0lQUzIgaXMgbm90IHNldApDT05GSUdfU0VSSU9f TElCUFMyPXkKQ09ORklHX1NFUklPX1JBVz1tCkNPTkZJR19TRVJJT19BTFRFUkFfUFMyPW0KIyBD T05GSUdfU0VSSU9fUFMyTVVMVCBpcyBub3Qgc2V0CkNPTkZJR19TRVJJT19BUkNfUFMyPW0KIyBD T05GSUdfU0VSSU9fT0xQQ19BUFNQIGlzIG5vdCBzZXQKQ09ORklHX0hZUEVSVl9LRVlCT0FSRD1t CiMgQ09ORklHX1NFUklPX0dQSU9fUFMyIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNFUklPIGlzIG5v dCBzZXQKIyBDT05GSUdfR0FNRVBPUlQgaXMgbm90IHNldAoKIwojIENoYXJhY3RlciBkZXZpY2Vz CiMKQ09ORklHX1RUWT15CkNPTkZJR19WVD15CkNPTkZJR19DT05TT0xFX1RSQU5TTEFUSU9OUz15 CkNPTkZJR19WVF9DT05TT0xFPXkKQ09ORklHX1ZUX0NPTlNPTEVfU0xFRVA9eQpDT05GSUdfSFdf Q09OU09MRT15CkNPTkZJR19WVF9IV19DT05TT0xFX0JJTkRJTkc9eQpDT05GSUdfVU5JWDk4X1BU WVM9eQojIENPTkZJR19MRUdBQ1lfUFRZUyBpcyBub3Qgc2V0CkNPTkZJR19TRVJJQUxfTk9OU1RB TkRBUkQ9eQojIENPTkZJR19ST0NLRVRQT1JUIGlzIG5vdCBzZXQKQ09ORklHX0NZQ0xBREVTPW0K IyBDT05GSUdfQ1laX0lOVFIgaXMgbm90IHNldAojIENPTkZJR19NT1hBX0lOVEVMTElPIGlzIG5v dCBzZXQKIyBDT05GSUdfTU9YQV9TTUFSVElPIGlzIG5vdCBzZXQKQ09ORklHX1NZTkNMSU5LPW0K Q09ORklHX1NZTkNMSU5LTVA9bQpDT05GSUdfU1lOQ0xJTktfR1Q9bQpDT05GSUdfTk9aT01JPW0K IyBDT05GSUdfSVNJIGlzIG5vdCBzZXQKQ09ORklHX05fSERMQz1tCkNPTkZJR19OX0dTTT1tCiMg Q09ORklHX1RSQUNFX1NJTksgaXMgbm90IHNldApDT05GSUdfTERJU0NfQVVUT0xPQUQ9eQpDT05G SUdfREVWTUVNPXkKIyBDT05GSUdfREVWS01FTSBpcyBub3Qgc2V0CgojCiMgU2VyaWFsIGRyaXZl cnMKIwpDT05GSUdfU0VSSUFMX0VBUkxZQ09OPXkKQ09ORklHX1NFUklBTF84MjUwPXkKIyBDT05G SUdfU0VSSUFMXzgyNTBfREVQUkVDQVRFRF9PUFRJT05TIGlzIG5vdCBzZXQKQ09ORklHX1NFUklB TF84MjUwX1BOUD15CiMgQ09ORklHX1NFUklBTF84MjUwX0ZJTlRFSyBpcyBub3Qgc2V0CkNPTkZJ R19TRVJJQUxfODI1MF9DT05TT0xFPXkKQ09ORklHX1NFUklBTF84MjUwX0RNQT15CkNPTkZJR19T RVJJQUxfODI1MF9QQ0k9eQpDT05GSUdfU0VSSUFMXzgyNTBfRVhBUj15CkNPTkZJR19TRVJJQUxf ODI1MF9OUl9VQVJUUz0zMgpDT05GSUdfU0VSSUFMXzgyNTBfUlVOVElNRV9VQVJUUz00CkNPTkZJ R19TRVJJQUxfODI1MF9FWFRFTkRFRD15CkNPTkZJR19TRVJJQUxfODI1MF9NQU5ZX1BPUlRTPXkK Q09ORklHX1NFUklBTF84MjUwX1NIQVJFX0lSUT15CiMgQ09ORklHX1NFUklBTF84MjUwX0RFVEVD VF9JUlEgaXMgbm90IHNldApDT05GSUdfU0VSSUFMXzgyNTBfUlNBPXkKQ09ORklHX1NFUklBTF84 MjUwX0RXPXkKIyBDT05GSUdfU0VSSUFMXzgyNTBfUlQyODhYIGlzIG5vdCBzZXQKQ09ORklHX1NF UklBTF84MjUwX0xQU1M9eQpDT05GSUdfU0VSSUFMXzgyNTBfTUlEPXkKIyBDT05GSUdfU0VSSUFM XzgyNTBfTU9YQSBpcyBub3Qgc2V0CgojCiMgTm9uLTgyNTAgc2VyaWFsIHBvcnQgc3VwcG9ydAoj CiMgQ09ORklHX1NFUklBTF9NQVgzMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX01BWDMx MFggaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfVUFSVExJVEUgaXMgbm90IHNldApDT05GSUdf U0VSSUFMX0NPUkU9eQpDT05GSUdfU0VSSUFMX0NPUkVfQ09OU09MRT15CkNPTkZJR19TRVJJQUxf SlNNPW0KIyBDT05GSUdfU0VSSUFMX1NDQ05YUCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFUklBTF9T QzE2SVM3WFggaXMgbm90IHNldAojIENPTkZJR19TRVJJQUxfQUxURVJBX0pUQUdVQVJUIGlzIG5v dCBzZXQKIyBDT05GSUdfU0VSSUFMX0FMVEVSQV9VQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VS SUFMX0lGWDZYNjAgaXMgbm90IHNldApDT05GSUdfU0VSSUFMX0FSQz1tCkNPTkZJR19TRVJJQUxf QVJDX05SX1BPUlRTPTEKIyBDT05GSUdfU0VSSUFMX1JQMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NF UklBTF9GU0xfTFBVQVJUIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VSSUFMX0RFVl9CVVMgaXMgbm90 IHNldAojIENPTkZJR19UVFlfUFJJTlRLIGlzIG5vdCBzZXQKQ09ORklHX1BSSU5URVI9bQojIENP TkZJR19MUF9DT05TT0xFIGlzIG5vdCBzZXQKQ09ORklHX1BQREVWPW0KQ09ORklHX0hWQ19EUklW RVI9eQpDT05GSUdfSFZDX0lSUT15CkNPTkZJR19IVkNfWEVOPXkKQ09ORklHX0hWQ19YRU5fRlJP TlRFTkQ9eQpDT05GSUdfVklSVElPX0NPTlNPTEU9eQpDT05GSUdfSVBNSV9IQU5ETEVSPW0KQ09O RklHX0lQTUlfRE1JX0RFQ09ERT15CkNPTkZJR19JUE1JX1BMQVRfREFUQT15CiMgQ09ORklHX0lQ TUlfUEFOSUNfRVZFTlQgaXMgbm90IHNldApDT05GSUdfSVBNSV9ERVZJQ0VfSU5URVJGQUNFPW0K Q09ORklHX0lQTUlfU0k9bQpDT05GSUdfSVBNSV9TU0lGPW0KQ09ORklHX0lQTUlfV0FUQ0hET0c9 bQpDT05GSUdfSVBNSV9QT1dFUk9GRj1tCkNPTkZJR19IV19SQU5ET009eQpDT05GSUdfSFdfUkFO RE9NX1RJTUVSSU9NRU09bQpDT05GSUdfSFdfUkFORE9NX0lOVEVMPW0KQ09ORklHX0hXX1JBTkRP TV9BTUQ9bQpDT05GSUdfSFdfUkFORE9NX1ZJQT1tCkNPTkZJR19IV19SQU5ET01fVklSVElPPXkK Q09ORklHX05WUkFNPXkKIyBDT05GSUdfQVBQTElDT00gaXMgbm90IHNldAojIENPTkZJR19NV0FW RSBpcyBub3Qgc2V0CkNPTkZJR19SQVdfRFJJVkVSPXkKQ09ORklHX01BWF9SQVdfREVWUz04MTky CkNPTkZJR19IUEVUPXkKQ09ORklHX0hQRVRfTU1BUD15CiMgQ09ORklHX0hQRVRfTU1BUF9ERUZB VUxUIGlzIG5vdCBzZXQKQ09ORklHX0hBTkdDSEVDS19USU1FUj1tCkNPTkZJR19VVl9NTVRJTUVS PW0KQ09ORklHX1RDR19UUE09eQpDT05GSUdfSFdfUkFORE9NX1RQTT15CkNPTkZJR19UQ0dfVElT X0NPUkU9eQpDT05GSUdfVENHX1RJUz15CiMgQ09ORklHX1RDR19USVNfU1BJIGlzIG5vdCBzZXQK Q09ORklHX1RDR19USVNfSTJDX0FUTUVMPW0KQ09ORklHX1RDR19USVNfSTJDX0lORklORU9OPW0K Q09ORklHX1RDR19USVNfSTJDX05VVk9UT049bQpDT05GSUdfVENHX05TQz1tCkNPTkZJR19UQ0df QVRNRUw9bQpDT05GSUdfVENHX0lORklORU9OPW0KIyBDT05GSUdfVENHX1hFTiBpcyBub3Qgc2V0 CkNPTkZJR19UQ0dfQ1JCPXkKIyBDT05GSUdfVENHX1ZUUE1fUFJPWFkgaXMgbm90IHNldApDT05G SUdfVENHX1RJU19TVDMzWlAyND1tCkNPTkZJR19UQ0dfVElTX1NUMzNaUDI0X0kyQz1tCiMgQ09O RklHX1RDR19USVNfU1QzM1pQMjRfU1BJIGlzIG5vdCBzZXQKQ09ORklHX1RFTENMT0NLPW0KQ09O RklHX0RFVlBPUlQ9eQojIENPTkZJR19YSUxMWUJVUyBpcyBub3Qgc2V0CiMgQ09ORklHX1JBTkRP TV9UUlVTVF9DUFUgaXMgbm90IHNldAoKIwojIEkyQyBzdXBwb3J0CiMKQ09ORklHX0kyQz15CkNP TkZJR19BQ1BJX0kyQ19PUFJFR0lPTj15CkNPTkZJR19JMkNfQk9BUkRJTkZPPXkKQ09ORklHX0ky Q19DT01QQVQ9eQpDT05GSUdfSTJDX0NIQVJERVY9bQpDT05GSUdfSTJDX01VWD1tCgojCiMgTXVs dGlwbGV4ZXIgSTJDIENoaXAgc3VwcG9ydAojCiMgQ09ORklHX0kyQ19NVVhfR1BJTyBpcyBub3Qg c2V0CiMgQ09ORklHX0kyQ19NVVhfTFRDNDMwNiBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhf UENBOTU0MSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19NVVhfUENBOTU0eCBpcyBub3Qgc2V0CiMg Q09ORklHX0kyQ19NVVhfUkVHIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX01VWF9NTFhDUExEIGlz IG5vdCBzZXQKQ09ORklHX0kyQ19IRUxQRVJfQVVUTz15CkNPTkZJR19JMkNfU01CVVM9bQpDT05G SUdfSTJDX0FMR09CSVQ9eQpDT05GSUdfSTJDX0FMR09QQ0E9bQoKIwojIEkyQyBIYXJkd2FyZSBC dXMgc3VwcG9ydAojCgojCiMgUEMgU01CdXMgaG9zdCBjb250cm9sbGVyIGRyaXZlcnMKIwojIENP TkZJR19JMkNfQUxJMTUzNSBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19BTEkxNTYzIGlzIG5vdCBz ZXQKIyBDT05GSUdfSTJDX0FMSTE1WDMgaXMgbm90IHNldApDT05GSUdfSTJDX0FNRDc1Nj1tCkNP TkZJR19JMkNfQU1ENzU2X1M0ODgyPW0KQ09ORklHX0kyQ19BTUQ4MTExPW0KQ09ORklHX0kyQ19J ODAxPW0KQ09ORklHX0kyQ19JU0NIPW0KQ09ORklHX0kyQ19JU01UPW0KQ09ORklHX0kyQ19QSUlY ND1tCkNPTkZJR19JMkNfTkZPUkNFMj1tCkNPTkZJR19JMkNfTkZPUkNFMl9TNDk4NT1tCiMgQ09O RklHX0kyQ19OVklESUFfR1BVIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX1NJUzU1OTUgaXMgbm90 IHNldAojIENPTkZJR19JMkNfU0lTNjMwIGlzIG5vdCBzZXQKQ09ORklHX0kyQ19TSVM5Nlg9bQpD T05GSUdfSTJDX1ZJQT1tCkNPTkZJR19JMkNfVklBUFJPPW0KCiMKIyBBQ1BJIGRyaXZlcnMKIwpD T05GSUdfSTJDX1NDTUk9bQoKIwojIEkyQyBzeXN0ZW0gYnVzIGRyaXZlcnMgKG1vc3RseSBlbWJl ZGRlZCAvIHN5c3RlbS1vbi1jaGlwKQojCiMgQ09ORklHX0kyQ19DQlVTX0dQSU8gaXMgbm90IHNl dApDT05GSUdfSTJDX0RFU0lHTldBUkVfQ09SRT1tCkNPTkZJR19JMkNfREVTSUdOV0FSRV9QTEFU Rk9STT1tCiMgQ09ORklHX0kyQ19ERVNJR05XQVJFX1NMQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdf STJDX0RFU0lHTldBUkVfUENJIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFU0lHTldBUkVfQkFZ VFJBSUwgaXMgbm90IHNldAojIENPTkZJR19JMkNfRU1FVjIgaXMgbm90IHNldAojIENPTkZJR19J MkNfR1BJTyBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19PQ09SRVMgaXMgbm90IHNldApDT05GSUdf STJDX1BDQV9QTEFURk9STT1tCkNPTkZJR19JMkNfU0lNVEVDPW0KIyBDT05GSUdfSTJDX1hJTElO WCBpcyBub3Qgc2V0CgojCiMgRXh0ZXJuYWwgSTJDL1NNQnVzIGFkYXB0ZXIgZHJpdmVycwojCkNP TkZJR19JMkNfRElPTEFOX1UyQz1tCkNPTkZJR19JMkNfUEFSUE9SVD1tCkNPTkZJR19JMkNfUEFS UE9SVF9MSUdIVD1tCiMgQ09ORklHX0kyQ19ST0JPVEZVWlpfT1NJRiBpcyBub3Qgc2V0CiMgQ09O RklHX0kyQ19UQU9TX0VWTSBpcyBub3Qgc2V0CkNPTkZJR19JMkNfVElOWV9VU0I9bQpDT05GSUdf STJDX1ZJUEVSQk9BUkQ9bQoKIwojIE90aGVyIEkyQy9TTUJ1cyBidXMgZHJpdmVycwojCiMgQ09O RklHX0kyQ19NTFhDUExEIGlzIG5vdCBzZXQKQ09ORklHX0kyQ19TVFVCPW0KIyBDT05GSUdfSTJD X1NMQVZFIGlzIG5vdCBzZXQKIyBDT05GSUdfSTJDX0RFQlVHX0NPUkUgaXMgbm90IHNldAojIENP TkZJR19JMkNfREVCVUdfQUxHTyBpcyBub3Qgc2V0CiMgQ09ORklHX0kyQ19ERUJVR19CVVMgaXMg bm90IHNldAojIENPTkZJR19JM0MgaXMgbm90IHNldApDT05GSUdfU1BJPXkKIyBDT05GSUdfU1BJ X0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NQSV9NQVNURVI9eQojIENPTkZJR19TUElfTUVNIGlz IG5vdCBzZXQKCiMKIyBTUEkgTWFzdGVyIENvbnRyb2xsZXIgRHJpdmVycwojCiMgQ09ORklHX1NQ SV9BTFRFUkEgaXMgbm90IHNldAojIENPTkZJR19TUElfQVhJX1NQSV9FTkdJTkUgaXMgbm90IHNl dAojIENPTkZJR19TUElfQklUQkFORyBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9CVVRURVJGTFkg aXMgbm90IHNldAojIENPTkZJR19TUElfQ0FERU5DRSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9E RVNJR05XQVJFIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX05YUF9GTEVYU1BJIGlzIG5vdCBzZXQK IyBDT05GSUdfU1BJX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19TUElfTE03MF9MTFAgaXMgbm90 IHNldAojIENPTkZJR19TUElfT0NfVElOWSBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9QWEEyWFgg aXMgbm90IHNldAojIENPTkZJR19TUElfUk9DS0NISVAgaXMgbm90IHNldAojIENPTkZJR19TUElf U0MxOElTNjAyIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1NJRklWRSBpcyBub3Qgc2V0CiMgQ09O RklHX1NQSV9NWElDIGlzIG5vdCBzZXQKIyBDT05GSUdfU1BJX1hDT01NIGlzIG5vdCBzZXQKIyBD T05GSUdfU1BJX1hJTElOWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NQSV9aWU5RTVBfR1FTUEkgaXMg bm90IHNldAoKIwojIFNQSSBQcm90b2NvbCBNYXN0ZXJzCiMKIyBDT05GSUdfU1BJX1NQSURFViBp cyBub3Qgc2V0CiMgQ09ORklHX1NQSV9MT09QQkFDS19URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdf U1BJX1RMRTYyWDAgaXMgbm90IHNldAojIENPTkZJR19TUElfU0xBVkUgaXMgbm90IHNldAojIENP TkZJR19TUE1JIGlzIG5vdCBzZXQKIyBDT05GSUdfSFNJIGlzIG5vdCBzZXQKQ09ORklHX1BQUz15 CiMgQ09ORklHX1BQU19ERUJVRyBpcyBub3Qgc2V0CgojCiMgUFBTIGNsaWVudHMgc3VwcG9ydAoj CiMgQ09ORklHX1BQU19DTElFTlRfS1RJTUVSIGlzIG5vdCBzZXQKQ09ORklHX1BQU19DTElFTlRf TERJU0M9bQpDT05GSUdfUFBTX0NMSUVOVF9QQVJQT1JUPW0KQ09ORklHX1BQU19DTElFTlRfR1BJ Tz1tCgojCiMgUFBTIGdlbmVyYXRvcnMgc3VwcG9ydAojCgojCiMgUFRQIGNsb2NrIHN1cHBvcnQK IwpDT05GSUdfUFRQXzE1ODhfQ0xPQ0s9eQpDT05GSUdfRFA4MzY0MF9QSFk9bQpDT05GSUdfUFRQ XzE1ODhfQ0xPQ0tfS1ZNPW0KQ09ORklHX1BJTkNUUkw9eQpDT05GSUdfUElOTVVYPXkKQ09ORklH X1BJTkNPTkY9eQpDT05GSUdfR0VORVJJQ19QSU5DT05GPXkKIyBDT05GSUdfREVCVUdfUElOQ1RS TCBpcyBub3Qgc2V0CkNPTkZJR19QSU5DVFJMX0FNRD1tCiMgQ09ORklHX1BJTkNUUkxfTUNQMjNT MDggaXMgbm90IHNldAojIENPTkZJR19QSU5DVFJMX1NYMTUwWCBpcyBub3Qgc2V0CkNPTkZJR19Q SU5DVFJMX0JBWVRSQUlMPXkKIyBDT05GSUdfUElOQ1RSTF9DSEVSUllWSUVXIGlzIG5vdCBzZXQK Q09ORklHX1BJTkNUUkxfSU5URUw9bQojIENPTkZJR19QSU5DVFJMX0JST1hUT04gaXMgbm90IHNl dApDT05GSUdfUElOQ1RSTF9DQU5OT05MQUtFPW0KIyBDT05GSUdfUElOQ1RSTF9DRURBUkZPUksg aXMgbm90IHNldApDT05GSUdfUElOQ1RSTF9ERU5WRVJUT049bQpDT05GSUdfUElOQ1RSTF9HRU1J TklMQUtFPW0KIyBDT05GSUdfUElOQ1RSTF9JQ0VMQUtFIGlzIG5vdCBzZXQKQ09ORklHX1BJTkNU UkxfTEVXSVNCVVJHPW0KQ09ORklHX1BJTkNUUkxfU1VOUklTRVBPSU5UPW0KQ09ORklHX0dQSU9M SUI9eQpDT05GSUdfR1BJT0xJQl9GQVNUUEFUSF9MSU1JVD01MTIKQ09ORklHX0dQSU9fQUNQST15 CkNPTkZJR19HUElPTElCX0lSUUNISVA9eQojIENPTkZJR19ERUJVR19HUElPIGlzIG5vdCBzZXQK Q09ORklHX0dQSU9fU1lTRlM9eQpDT05GSUdfR1BJT19HRU5FUklDPW0KCiMKIyBNZW1vcnkgbWFw cGVkIEdQSU8gZHJpdmVycwojCkNPTkZJR19HUElPX0FNRFBUPW0KIyBDT05GSUdfR1BJT19EV0FQ QiBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fRVhBUiBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9f R0VORVJJQ19QTEFURk9STSBpcyBub3Qgc2V0CkNPTkZJR19HUElPX0lDSD1tCiMgQ09ORklHX0dQ SU9fTFlOWFBPSU5UIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19NQjg2UzdYIGlzIG5vdCBzZXQK Q09ORklHX0dQSU9fTU9DS1VQPXkKIyBDT05GSUdfR1BJT19WWDg1NSBpcyBub3Qgc2V0CiMgQ09O RklHX0dQSU9fQU1EX0ZDSCBpcyBub3Qgc2V0CgojCiMgUG9ydC1tYXBwZWQgSS9PIEdQSU8gZHJp dmVycwojCiMgQ09ORklHX0dQSU9fRjcxODhYIGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19JVDg3 IGlzIG5vdCBzZXQKIyBDT05GSUdfR1BJT19TQ0ggaXMgbm90IHNldAojIENPTkZJR19HUElPX1ND SDMxMVggaXMgbm90IHNldAojIENPTkZJR19HUElPX1dJTkJPTkQgaXMgbm90IHNldAojIENPTkZJ R19HUElPX1dTMTZDNDggaXMgbm90IHNldAoKIwojIEkyQyBHUElPIGV4cGFuZGVycwojCiMgQ09O RklHX0dQSU9fQURQNTU4OCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fTUFYNzMwMCBpcyBub3Qg c2V0CiMgQ09ORklHX0dQSU9fTUFYNzMyWCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUENBOTUz WCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQSU9fUENGODU3WCBpcyBub3Qgc2V0CiMgQ09ORklHX0dQ SU9fVFBJQzI4MTAgaXMgbm90IHNldAoKIwojIE1GRCBHUElPIGV4cGFuZGVycwojCgojCiMgUENJ IEdQSU8gZXhwYW5kZXJzCiMKIyBDT05GSUdfR1BJT19BTUQ4MTExIGlzIG5vdCBzZXQKIyBDT05G SUdfR1BJT19NTF9JT0ggaXMgbm90IHNldAojIENPTkZJR19HUElPX1BDSV9JRElPXzE2IGlzIG5v dCBzZXQKIyBDT05GSUdfR1BJT19QQ0lFX0lESU9fMjQgaXMgbm90IHNldAojIENPTkZJR19HUElP X1JEQzMyMVggaXMgbm90IHNldAoKIwojIFNQSSBHUElPIGV4cGFuZGVycwojCiMgQ09ORklHX0dQ SU9fTUFYMzE5MVggaXMgbm90IHNldAojIENPTkZJR19HUElPX01BWDczMDEgaXMgbm90IHNldAoj IENPTkZJR19HUElPX01DMzM4ODAgaXMgbm90IHNldAojIENPTkZJR19HUElPX1BJU09TUiBpcyBu b3Qgc2V0CiMgQ09ORklHX0dQSU9fWFJBMTQwMyBpcyBub3Qgc2V0CgojCiMgVVNCIEdQSU8gZXhw YW5kZXJzCiMKQ09ORklHX0dQSU9fVklQRVJCT0FSRD1tCiMgQ09ORklHX1cxIGlzIG5vdCBzZXQK IyBDT05GSUdfUE9XRVJfQVZTIGlzIG5vdCBzZXQKQ09ORklHX1BPV0VSX1JFU0VUPXkKIyBDT05G SUdfUE9XRVJfUkVTRVRfUkVTVEFSVCBpcyBub3Qgc2V0CkNPTkZJR19QT1dFUl9TVVBQTFk9eQoj IENPTkZJR19QT1dFUl9TVVBQTFlfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19QREFfUE9XRVIg aXMgbm90IHNldAojIENPTkZJR19HRU5FUklDX0FEQ19CQVRURVJZIGlzIG5vdCBzZXQKIyBDT05G SUdfVEVTVF9QT1dFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJHRVJfQURQNTA2MSBpcyBub3Qg c2V0CiMgQ09ORklHX0JBVFRFUllfRFMyNzgwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFUVEVSWV9E UzI3ODEgaXMgbm90IHNldAojIENPTkZJR19CQVRURVJZX0RTMjc4MiBpcyBub3Qgc2V0CiMgQ09O RklHX0JBVFRFUllfU0JTIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9TQlMgaXMgbm90IHNl dAojIENPTkZJR19NQU5BR0VSX1NCUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfQlEyN1hY WCBpcyBub3Qgc2V0CiMgQ09ORklHX0JBVFRFUllfTUFYMTcwNDAgaXMgbm90IHNldAojIENPTkZJ R19CQVRURVJZX01BWDE3MDQyIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9NQVg4OTAzIGlz IG5vdCBzZXQKIyBDT05GSUdfQ0hBUkdFUl9MUDg3MjcgaXMgbm90IHNldAojIENPTkZJR19DSEFS R0VSX0dQSU8gaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0xUQzM2NTEgaXMgbm90IHNldAoj IENPTkZJR19DSEFSR0VSX0JRMjQxNVggaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjQy NTcgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX0JRMjQ3MzUgaXMgbm90IHNldAojIENPTkZJ R19DSEFSR0VSX0JRMjU4OTAgaXMgbm90IHNldApDT05GSUdfQ0hBUkdFUl9TTUIzNDc9bQojIENP TkZJR19CQVRURVJZX0dBVUdFX0xUQzI5NDEgaXMgbm90IHNldAojIENPTkZJR19DSEFSR0VSX1JU OTQ1NSBpcyBub3Qgc2V0CkNPTkZJR19IV01PTj15CkNPTkZJR19IV01PTl9WSUQ9bQojIENPTkZJ R19IV01PTl9ERUJVR19DSElQIGlzIG5vdCBzZXQKCiMKIyBOYXRpdmUgZHJpdmVycwojCkNPTkZJ R19TRU5TT1JTX0FCSVRVR1VSVT1tCkNPTkZJR19TRU5TT1JTX0FCSVRVR1VSVTM9bQojIENPTkZJ R19TRU5TT1JTX0FENzMxNCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FENzQxND1tCkNPTkZJ R19TRU5TT1JTX0FENzQxOD1tCkNPTkZJR19TRU5TT1JTX0FETTEwMjE9bQpDT05GSUdfU0VOU09S U19BRE0xMDI1PW0KQ09ORklHX1NFTlNPUlNfQURNMTAyNj1tCkNPTkZJR19TRU5TT1JTX0FETTEw Mjk9bQpDT05GSUdfU0VOU09SU19BRE0xMDMxPW0KQ09ORklHX1NFTlNPUlNfQURNOTI0MD1tCkNP TkZJR19TRU5TT1JTX0FEVDdYMTA9bQojIENPTkZJR19TRU5TT1JTX0FEVDczMTAgaXMgbm90IHNl dApDT05GSUdfU0VOU09SU19BRFQ3NDEwPW0KQ09ORklHX1NFTlNPUlNfQURUNzQxMT1tCkNPTkZJ R19TRU5TT1JTX0FEVDc0NjI9bQpDT05GSUdfU0VOU09SU19BRFQ3NDcwPW0KQ09ORklHX1NFTlNP UlNfQURUNzQ3NT1tCkNPTkZJR19TRU5TT1JTX0FTQzc2MjE9bQpDT05GSUdfU0VOU09SU19LOFRF TVA9bQpDT05GSUdfU0VOU09SU19LMTBURU1QPW0KQ09ORklHX1NFTlNPUlNfRkFNMTVIX1BPV0VS PW0KQ09ORklHX1NFTlNPUlNfQVBQTEVTTUM9bQpDT05GSUdfU0VOU09SU19BU0IxMDA9bQojIENP TkZJR19TRU5TT1JTX0FTUEVFRCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FUWFAxPW0KQ09O RklHX1NFTlNPUlNfRFM2MjA9bQpDT05GSUdfU0VOU09SU19EUzE2MjE9bQpDT05GSUdfU0VOU09S U19ERUxMX1NNTT1tCkNPTkZJR19TRU5TT1JTX0k1S19BTUI9bQpDT05GSUdfU0VOU09SU19GNzE4 MDVGPW0KQ09ORklHX1NFTlNPUlNfRjcxODgyRkc9bQpDT05GSUdfU0VOU09SU19GNzUzNzVTPW0K Q09ORklHX1NFTlNPUlNfRlNDSE1EPW0KIyBDT05GSUdfU0VOU09SU19GVFNURVVUQVRFUyBpcyBu b3Qgc2V0CkNPTkZJR19TRU5TT1JTX0dMNTE4U009bQpDT05GSUdfU0VOU09SU19HTDUyMFNNPW0K Q09ORklHX1NFTlNPUlNfRzc2MEE9bQojIENPTkZJR19TRU5TT1JTX0c3NjIgaXMgbm90IHNldAoj IENPTkZJR19TRU5TT1JTX0hJSDYxMzAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19JQk1BRU09 bQpDT05GSUdfU0VOU09SU19JQk1QRVg9bQojIENPTkZJR19TRU5TT1JTX0lJT19IV01PTiBpcyBu b3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSTU1MDAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19D T1JFVEVNUD1tCkNPTkZJR19TRU5TT1JTX0lUODc9bQpDT05GSUdfU0VOU09SU19KQzQyPW0KIyBD T05GSUdfU0VOU09SU19QT1dSMTIyMCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0xJTkVBR0U9 bQojIENPTkZJR19TRU5TT1JTX0xUQzI5NDUgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0xU QzI5OTAgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19MVEM0MTUxPW0KQ09ORklHX1NFTlNPUlNf TFRDNDIxNT1tCiMgQ09ORklHX1NFTlNPUlNfTFRDNDIyMiBpcyBub3Qgc2V0CkNPTkZJR19TRU5T T1JTX0xUQzQyNDU9bQojIENPTkZJR19TRU5TT1JTX0xUQzQyNjAgaXMgbm90IHNldApDT05GSUdf U0VOU09SU19MVEM0MjYxPW0KIyBDT05GSUdfU0VOU09SU19NQVgxMTExIGlzIG5vdCBzZXQKQ09O RklHX1NFTlNPUlNfTUFYMTYwNjU9bQpDT05GSUdfU0VOU09SU19NQVgxNjE5PW0KQ09ORklHX1NF TlNPUlNfTUFYMTY2OD1tCkNPTkZJR19TRU5TT1JTX01BWDE5Nz1tCiMgQ09ORklHX1NFTlNPUlNf TUFYMzE3MjIgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX01BWDY2MjEgaXMgbm90IHNldApD T05GSUdfU0VOU09SU19NQVg2NjM5PW0KQ09ORklHX1NFTlNPUlNfTUFYNjY0Mj1tCkNPTkZJR19T RU5TT1JTX01BWDY2NTA9bQpDT05GSUdfU0VOU09SU19NQVg2Njk3PW0KIyBDT05GSUdfU0VOU09S U19NQVgzMTc5MCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX01DUDMwMjE9bQojIENPTkZJR19T RU5TT1JTX1RDNjU0IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19BRENYWCBpcyBub3Qgc2V0 CkNPTkZJR19TRU5TT1JTX0xNNjM9bQojIENPTkZJR19TRU5TT1JTX0xNNzAgaXMgbm90IHNldApD T05GSUdfU0VOU09SU19MTTczPW0KQ09ORklHX1NFTlNPUlNfTE03NT1tCkNPTkZJR19TRU5TT1JT X0xNNzc9bQpDT05GSUdfU0VOU09SU19MTTc4PW0KQ09ORklHX1NFTlNPUlNfTE04MD1tCkNPTkZJ R19TRU5TT1JTX0xNODM9bQpDT05GSUdfU0VOU09SU19MTTg1PW0KQ09ORklHX1NFTlNPUlNfTE04 Nz1tCkNPTkZJR19TRU5TT1JTX0xNOTA9bQpDT05GSUdfU0VOU09SU19MTTkyPW0KQ09ORklHX1NF TlNPUlNfTE05Mz1tCkNPTkZJR19TRU5TT1JTX0xNOTUyMzQ9bQpDT05GSUdfU0VOU09SU19MTTk1 MjQxPW0KQ09ORklHX1NFTlNPUlNfTE05NTI0NT1tCkNPTkZJR19TRU5TT1JTX1BDODczNjA9bQpD T05GSUdfU0VOU09SU19QQzg3NDI3PW0KQ09ORklHX1NFTlNPUlNfTlRDX1RIRVJNSVNUT1I9bQoj IENPTkZJR19TRU5TT1JTX05DVDY2ODMgaXMgbm90IHNldApDT05GSUdfU0VOU09SU19OQ1Q2Nzc1 PW0KIyBDT05GSUdfU0VOU09SU19OQ1Q3ODAyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19O Q1Q3OTA0IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19OUENNN1hYIGlzIG5vdCBzZXQKIyBD T05GSUdfU0VOU09SU19PQ0NfUDhfSTJDIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfUENGODU5 MT1tCkNPTkZJR19QTUJVUz1tCkNPTkZJR19TRU5TT1JTX1BNQlVTPW0KQ09ORklHX1NFTlNPUlNf QURNMTI3NT1tCiMgQ09ORklHX1NFTlNPUlNfSUJNX0NGRlBTIGlzIG5vdCBzZXQKIyBDT05GSUdf U0VOU09SU19JUjM1MjIxIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfTE0yNTA2Nj1tCkNPTkZJ R19TRU5TT1JTX0xUQzI5Nzg9bQojIENPTkZJR19TRU5TT1JTX0xUQzM4MTUgaXMgbm90IHNldApD T05GSUdfU0VOU09SU19NQVgxNjA2ND1tCiMgQ09ORklHX1NFTlNPUlNfTUFYMjA3NTEgaXMgbm90 IHNldAojIENPTkZJR19TRU5TT1JTX01BWDMxNzg1IGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNf TUFYMzQ0NDA9bQpDT05GSUdfU0VOU09SU19NQVg4Njg4PW0KIyBDT05GSUdfU0VOU09SU19UUFM0 MDQyMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfVFBTNTM2NzkgaXMgbm90IHNldApDT05G SUdfU0VOU09SU19VQ0Q5MDAwPW0KQ09ORklHX1NFTlNPUlNfVUNEOTIwMD1tCkNPTkZJR19TRU5T T1JTX1pMNjEwMD1tCkNPTkZJR19TRU5TT1JTX1NIVDE1PW0KQ09ORklHX1NFTlNPUlNfU0hUMjE9 bQojIENPTkZJR19TRU5TT1JTX1NIVDN4IGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19TSFRD MSBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1NJUzU1OTU9bQpDT05GSUdfU0VOU09SU19ETUUx NzM3PW0KQ09ORklHX1NFTlNPUlNfRU1DMTQwMz1tCiMgQ09ORklHX1NFTlNPUlNfRU1DMjEwMyBp cyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0VNQzZXMjAxPW0KQ09ORklHX1NFTlNPUlNfU01TQzQ3 TTE9bQpDT05GSUdfU0VOU09SU19TTVNDNDdNMTkyPW0KQ09ORklHX1NFTlNPUlNfU01TQzQ3QjM5 Nz1tCkNPTkZJR19TRU5TT1JTX1NDSDU2WFhfQ09NTU9OPW0KQ09ORklHX1NFTlNPUlNfU0NINTYy Nz1tCkNPTkZJR19TRU5TT1JTX1NDSDU2MzY9bQojIENPTkZJR19TRU5TT1JTX1NUVFM3NTEgaXMg bm90IHNldAojIENPTkZJR19TRU5TT1JTX1NNTTY2NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNP UlNfQURDMTI4RDgxOCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX0FEUzEwMTU9bQpDT05GSUdf U0VOU09SU19BRFM3ODI4PW0KIyBDT05GSUdfU0VOU09SU19BRFM3ODcxIGlzIG5vdCBzZXQKQ09O RklHX1NFTlNPUlNfQU1DNjgyMT1tCkNPTkZJR19TRU5TT1JTX0lOQTIwOT1tCkNPTkZJR19TRU5T T1JTX0lOQTJYWD1tCiMgQ09ORklHX1NFTlNPUlNfSU5BMzIyMSBpcyBub3Qgc2V0CiMgQ09ORklH X1NFTlNPUlNfVEM3NCBpcyBub3Qgc2V0CkNPTkZJR19TRU5TT1JTX1RITUM1MD1tCkNPTkZJR19T RU5TT1JTX1RNUDEwMj1tCiMgQ09ORklHX1NFTlNPUlNfVE1QMTAzIGlzIG5vdCBzZXQKIyBDT05G SUdfU0VOU09SU19UTVAxMDggaXMgbm90IHNldApDT05GSUdfU0VOU09SU19UTVA0MDE9bQpDT05G SUdfU0VOU09SU19UTVA0MjE9bQpDT05GSUdfU0VOU09SU19WSUFfQ1BVVEVNUD1tCkNPTkZJR19T RU5TT1JTX1ZJQTY4NkE9bQpDT05GSUdfU0VOU09SU19WVDEyMTE9bQpDT05GSUdfU0VOU09SU19W VDgyMzE9bQojIENPTkZJR19TRU5TT1JTX1c4Mzc3M0cgaXMgbm90IHNldApDT05GSUdfU0VOU09S U19XODM3ODFEPW0KQ09ORklHX1NFTlNPUlNfVzgzNzkxRD1tCkNPTkZJR19TRU5TT1JTX1c4Mzc5 MkQ9bQpDT05GSUdfU0VOU09SU19XODM3OTM9bQpDT05GSUdfU0VOU09SU19XODM3OTU9bQojIENP TkZJR19TRU5TT1JTX1c4Mzc5NV9GQU5DVFJMIGlzIG5vdCBzZXQKQ09ORklHX1NFTlNPUlNfVzgz TDc4NVRTPW0KQ09ORklHX1NFTlNPUlNfVzgzTDc4Nk5HPW0KQ09ORklHX1NFTlNPUlNfVzgzNjI3 SEY9bQpDT05GSUdfU0VOU09SU19XODM2MjdFSEY9bQojIENPTkZJR19TRU5TT1JTX1hHRU5FIGlz IG5vdCBzZXQKCiMKIyBBQ1BJIGRyaXZlcnMKIwpDT05GSUdfU0VOU09SU19BQ1BJX1BPV0VSPW0K Q09ORklHX1NFTlNPUlNfQVRLMDExMD1tCkNPTkZJR19USEVSTUFMPXkKIyBDT05GSUdfVEhFUk1B TF9TVEFUSVNUSUNTIGlzIG5vdCBzZXQKQ09ORklHX1RIRVJNQUxfRU1FUkdFTkNZX1BPV0VST0ZG X0RFTEFZX01TPTAKQ09ORklHX1RIRVJNQUxfSFdNT049eQpDT05GSUdfVEhFUk1BTF9XUklUQUJM RV9UUklQUz15CkNPTkZJR19USEVSTUFMX0RFRkFVTFRfR09WX1NURVBfV0lTRT15CiMgQ09ORklH X1RIRVJNQUxfREVGQVVMVF9HT1ZfRkFJUl9TSEFSRSBpcyBub3Qgc2V0CiMgQ09ORklHX1RIRVJN QUxfREVGQVVMVF9HT1ZfVVNFUl9TUEFDRSBpcyBub3Qgc2V0CiMgQ09ORklHX1RIRVJNQUxfREVG QVVMVF9HT1ZfUE9XRVJfQUxMT0NBVE9SIGlzIG5vdCBzZXQKQ09ORklHX1RIRVJNQUxfR09WX0ZB SVJfU0hBUkU9eQpDT05GSUdfVEhFUk1BTF9HT1ZfU1RFUF9XSVNFPXkKQ09ORklHX1RIRVJNQUxf R09WX0JBTkdfQkFORz15CkNPTkZJR19USEVSTUFMX0dPVl9VU0VSX1NQQUNFPXkKIyBDT05GSUdf VEhFUk1BTF9HT1ZfUE9XRVJfQUxMT0NBVE9SIGlzIG5vdCBzZXQKIyBDT05GSUdfQ0xPQ0tfVEhF Uk1BTCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFVkZSRVFfVEhFUk1BTCBpcyBub3Qgc2V0CiMgQ09O RklHX1RIRVJNQUxfRU1VTEFUSU9OIGlzIG5vdCBzZXQKCiMKIyBJbnRlbCB0aGVybWFsIGRyaXZl cnMKIwpDT05GSUdfSU5URUxfUE9XRVJDTEFNUD1tCkNPTkZJR19YODZfUEtHX1RFTVBfVEhFUk1B TD1tCkNPTkZJR19JTlRFTF9TT0NfRFRTX0lPU0ZfQ09SRT1tCiMgQ09ORklHX0lOVEVMX1NPQ19E VFNfVEhFUk1BTCBpcyBub3Qgc2V0CgojCiMgQUNQSSBJTlQzNDBYIHRoZXJtYWwgZHJpdmVycwoj CkNPTkZJR19JTlQzNDBYX1RIRVJNQUw9bQpDT05GSUdfQUNQSV9USEVSTUFMX1JFTD1tCiMgQ09O RklHX0lOVDM0MDZfVEhFUk1BTCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1BDSF9USEVSTUFM IGlzIG5vdCBzZXQKIyBDT05GSUdfR0VORVJJQ19BRENfVEhFUk1BTCBpcyBub3Qgc2V0CkNPTkZJ R19XQVRDSERPRz15CkNPTkZJR19XQVRDSERPR19DT1JFPXkKIyBDT05GSUdfV0FUQ0hET0dfTk9X QVlPVVQgaXMgbm90IHNldApDT05GSUdfV0FUQ0hET0dfSEFORExFX0JPT1RfRU5BQkxFRD15CkNP TkZJR19XQVRDSERPR19TWVNGUz15CgojCiMgV2F0Y2hkb2cgRGV2aWNlIERyaXZlcnMKIwpDT05G SUdfU09GVF9XQVRDSERPRz1tCkNPTkZJR19XREFUX1dEVD1tCiMgQ09ORklHX1hJTElOWF9XQVRD SERPRyBpcyBub3Qgc2V0CiMgQ09ORklHX1pJSVJBVkVfV0FUQ0hET0cgaXMgbm90IHNldAojIENP TkZJR19DQURFTkNFX1dBVENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdfRFdfV0FUQ0hET0cgaXMg bm90IHNldAojIENPTkZJR19NQVg2M1hYX1dBVENIRE9HIGlzIG5vdCBzZXQKIyBDT05GSUdfQUNR VUlSRV9XRFQgaXMgbm90IHNldAojIENPTkZJR19BRFZBTlRFQ0hfV0RUIGlzIG5vdCBzZXQKQ09O RklHX0FMSU0xNTM1X1dEVD1tCkNPTkZJR19BTElNNzEwMV9XRFQ9bQojIENPTkZJR19FQkNfQzM4 NF9XRFQgaXMgbm90IHNldApDT05GSUdfRjcxODA4RV9XRFQ9bQpDT05GSUdfU1A1MTAwX1RDTz1t CkNPTkZJR19TQkNfRklUUEMyX1dBVENIRE9HPW0KIyBDT05GSUdfRVVST1RFQ0hfV0RUIGlzIG5v dCBzZXQKQ09ORklHX0lCNzAwX1dEVD1tCkNPTkZJR19JQk1BU1I9bQojIENPTkZJR19XQUZFUl9X RFQgaXMgbm90IHNldApDT05GSUdfSTYzMDBFU0JfV0RUPXkKQ09ORklHX0lFNlhYX1dEVD1tCkNP TkZJR19JVENPX1dEVD15CkNPTkZJR19JVENPX1ZFTkRPUl9TVVBQT1JUPXkKQ09ORklHX0lUODcx MkZfV0RUPW0KQ09ORklHX0lUODdfV0RUPW0KQ09ORklHX0hQX1dBVENIRE9HPW0KQ09ORklHX0hQ V0RUX05NSV9ERUNPRElORz15CiMgQ09ORklHX1NDMTIwMF9XRFQgaXMgbm90IHNldAojIENPTkZJ R19QQzg3NDEzX1dEVCBpcyBub3Qgc2V0CkNPTkZJR19OVl9UQ089bQojIENPTkZJR182MFhYX1dE VCBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVTVfV0RUIGlzIG5vdCBzZXQKQ09ORklHX1NNU0NfU0NI MzExWF9XRFQ9bQojIENPTkZJR19TTVNDMzdCNzg3X1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RR TVg4Nl9XRFQgaXMgbm90IHNldApDT05GSUdfVklBX1dEVD1tCkNPTkZJR19XODM2MjdIRl9XRFQ9 bQpDT05GSUdfVzgzODc3Rl9XRFQ9bQpDT05GSUdfVzgzOTc3Rl9XRFQ9bQpDT05GSUdfTUFDSFpf V0RUPW0KIyBDT05GSUdfU0JDX0VQWF9DM19XQVRDSERPRyBpcyBub3Qgc2V0CkNPTkZJR19JTlRF TF9NRUlfV0RUPW0KIyBDT05GSUdfTkk5MDNYX1dEVCBpcyBub3Qgc2V0CiMgQ09ORklHX05JQzcw MThfV0RUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVOX0EyMV9XRFQgaXMgbm90IHNldApDT05GSUdf WEVOX1dEVD1tCgojCiMgUENJLWJhc2VkIFdhdGNoZG9nIENhcmRzCiMKQ09ORklHX1BDSVBDV0FU Q0hET0c9bQpDT05GSUdfV0RUUENJPW0KCiMKIyBVU0ItYmFzZWQgV2F0Y2hkb2cgQ2FyZHMKIwpD T05GSUdfVVNCUENXQVRDSERPRz1tCgojCiMgV2F0Y2hkb2cgUHJldGltZW91dCBHb3Zlcm5vcnMK IwojIENPTkZJR19XQVRDSERPR19QUkVUSU1FT1VUX0dPViBpcyBub3Qgc2V0CkNPTkZJR19TU0Jf UE9TU0lCTEU9eQpDT05GSUdfU1NCPW0KQ09ORklHX1NTQl9TUFJPTT15CkNPTkZJR19TU0JfUENJ SE9TVF9QT1NTSUJMRT15CkNPTkZJR19TU0JfUENJSE9TVD15CkNPTkZJR19TU0JfU0RJT0hPU1Rf UE9TU0lCTEU9eQpDT05GSUdfU1NCX1NESU9IT1NUPXkKQ09ORklHX1NTQl9EUklWRVJfUENJQ09S RV9QT1NTSUJMRT15CkNPTkZJR19TU0JfRFJJVkVSX1BDSUNPUkU9eQpDT05GSUdfU1NCX0RSSVZF Ul9HUElPPXkKQ09ORklHX0JDTUFfUE9TU0lCTEU9eQpDT05GSUdfQkNNQT1tCkNPTkZJR19CQ01B X0hPU1RfUENJX1BPU1NJQkxFPXkKQ09ORklHX0JDTUFfSE9TVF9QQ0k9eQojIENPTkZJR19CQ01B X0hPU1RfU09DIGlzIG5vdCBzZXQKQ09ORklHX0JDTUFfRFJJVkVSX1BDST15CkNPTkZJR19CQ01B X0RSSVZFUl9HTUFDX0NNTj15CkNPTkZJR19CQ01BX0RSSVZFUl9HUElPPXkKIyBDT05GSUdfQkNN QV9ERUJVRyBpcyBub3Qgc2V0CgojCiMgTXVsdGlmdW5jdGlvbiBkZXZpY2UgZHJpdmVycwojCkNP TkZJR19NRkRfQ09SRT15CiMgQ09ORklHX01GRF9BUzM3MTEgaXMgbm90IHNldAojIENPTkZJR19Q TUlDX0FEUDU1MjAgaXMgbm90IHNldAojIENPTkZJR19NRkRfQUFUMjg3MF9DT1JFIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX0JDTTU5MFhYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0JEOTU3MU1X ViBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9BWFAyMFhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEX0NST1NfRUMgaXMgbm90IHNldAojIENPTkZJR19NRkRfTUFERVJBIGlzIG5vdCBzZXQKIyBD T05GSUdfUE1JQ19EQTkwM1ggaXMgbm90IHNldAojIENPTkZJR19NRkRfREE5MDUyX1NQSSBpcyBu b3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNTJfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RB OTA1NSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9EQTkwNjIgaXMgbm90IHNldAojIENPTkZJR19N RkRfREE5MDYzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX0RBOTE1MCBpcyBub3Qgc2V0CiMgQ09O RklHX01GRF9ETE4yIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01DMTNYWFhfU1BJIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX01DMTNYWFhfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfSFRDX1BBU0lD MyBpcyBub3Qgc2V0CiMgQ09ORklHX0hUQ19JMkNQTEQgaXMgbm90IHNldAojIENPTkZJR19NRkRf SU5URUxfUVVBUktfSTJDX0dQSU8gaXMgbm90IHNldApDT05GSUdfTFBDX0lDSD1tCkNPTkZJR19M UENfU0NIPW0KIyBDT05GSUdfSU5URUxfU09DX1BNSUNfQ0hURENfVEkgaXMgbm90IHNldApDT05G SUdfTUZEX0lOVEVMX0xQU1M9eQpDT05GSUdfTUZEX0lOVEVMX0xQU1NfQUNQST15CkNPTkZJR19N RkRfSU5URUxfTFBTU19QQ0k9eQojIENPTkZJR19NRkRfSkFOWl9DTU9ESU8gaXMgbm90IHNldAoj IENPTkZJR19NRkRfS0VNUExEIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEXzg4UE04MDAgaXMgbm90 IHNldAojIENPTkZJR19NRkRfODhQTTgwNSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF84OFBNODYw WCBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVgxNDU3NyBpcyBub3Qgc2V0CiMgQ09ORklHX01G RF9NQVg3NzY5MyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg3Nzg0MyBpcyBub3Qgc2V0CiMg Q09ORklHX01GRF9NQVg4OTA3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01BWDg5MjUgaXMgbm90 IHNldAojIENPTkZJR19NRkRfTUFYODk5NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9NQVg4OTk4 IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX01UNjM5NyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9N RU5GMjFCTUMgaXMgbm90IHNldAojIENPTkZJR19FWlhfUENBUCBpcyBub3Qgc2V0CkNPTkZJR19N RkRfVklQRVJCT0FSRD1tCiMgQ09ORklHX01GRF9SRVRVIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZE X1BDRjUwNjMzIGlzIG5vdCBzZXQKIyBDT05GSUdfVUNCMTQwMF9DT1JFIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX1JEQzMyMVggaXMgbm90IHNldAojIENPTkZJR19NRkRfUlQ1MDMzIGlzIG5vdCBz ZXQKIyBDT05GSUdfTUZEX1JDNVQ1ODMgaXMgbm90IHNldAojIENPTkZJR19NRkRfU0VDX0NPUkUg aXMgbm90IHNldAojIENPTkZJR19NRkRfU0k0NzZYX0NPUkUgaXMgbm90IHNldApDT05GSUdfTUZE X1NNNTAxPW0KQ09ORklHX01GRF9TTTUwMV9HUElPPXkKIyBDT05GSUdfTUZEX1NLWTgxNDUyIGlz IG5vdCBzZXQKIyBDT05GSUdfTUZEX1NNU0MgaXMgbm90IHNldAojIENPTkZJR19BQlg1MDBfQ09S RSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9TWVNDT04gaXMgbm90IHNldAojIENPTkZJR19NRkRf VElfQU0zMzVYX1RTQ0FEQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9MUDM5NDMgaXMgbm90IHNl dAojIENPTkZJR19NRkRfTFA4Nzg4IGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RJX0xNVSBpcyBu b3Qgc2V0CiMgQ09ORklHX01GRF9QQUxNQVMgaXMgbm90IHNldAojIENPTkZJR19UUFM2MTA1WCBp cyBub3Qgc2V0CiMgQ09ORklHX1RQUzY1MDEwIGlzIG5vdCBzZXQKIyBDT05GSUdfVFBTNjUwN1gg aXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTNjUwODYgaXMgbm90IHNldAojIENPTkZJR19NRkRf VFBTNjUwOTAgaXMgbm90IHNldAojIENPTkZJR19NRkRfVElfTFA4NzNYIGlzIG5vdCBzZXQKIyBD T05GSUdfTUZEX1RQUzY1ODZYIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1OTEwIGlzIG5v dCBzZXQKIyBDT05GSUdfTUZEX1RQUzY1OTEyX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9U UFM2NTkxMl9TUEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfVFBTODAwMzEgaXMgbm90IHNldAoj IENPTkZJR19UV0w0MDMwX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19UV0w2MDQwX0NPUkUgaXMg bm90IHNldAojIENPTkZJR19NRkRfV0wxMjczX0NPUkUgaXMgbm90IHNldAojIENPTkZJR19NRkRf TE0zNTMzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUZEX1RRTVg4NiBpcyBub3Qgc2V0CkNPTkZJR19N RkRfVlg4NTU9bQojIENPTkZJR19NRkRfQVJJWk9OQV9JMkMgaXMgbm90IHNldAojIENPTkZJR19N RkRfQVJJWk9OQV9TUEkgaXMgbm90IHNldAojIENPTkZJR19NRkRfV004NDAwIGlzIG5vdCBzZXQK IyBDT05GSUdfTUZEX1dNODMxWF9JMkMgaXMgbm90IHNldAojIENPTkZJR19NRkRfV004MzFYX1NQ SSBpcyBub3Qgc2V0CiMgQ09ORklHX01GRF9XTTgzNTBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdf TUZEX1dNODk5NCBpcyBub3Qgc2V0CiMgQ09ORklHX1JFR1VMQVRPUiBpcyBub3Qgc2V0CkNPTkZJ R19SQ19DT1JFPW0KQ09ORklHX1JDX01BUD1tCkNPTkZJR19MSVJDPXkKQ09ORklHX1JDX0RFQ09E RVJTPXkKQ09ORklHX0lSX05FQ19ERUNPREVSPW0KQ09ORklHX0lSX1JDNV9ERUNPREVSPW0KQ09O RklHX0lSX1JDNl9ERUNPREVSPW0KQ09ORklHX0lSX0pWQ19ERUNPREVSPW0KQ09ORklHX0lSX1NP TllfREVDT0RFUj1tCkNPTkZJR19JUl9TQU5ZT19ERUNPREVSPW0KQ09ORklHX0lSX1NIQVJQX0RF Q09ERVI9bQpDT05GSUdfSVJfTUNFX0tCRF9ERUNPREVSPW0KIyBDT05GSUdfSVJfWE1QX0RFQ09E RVIgaXMgbm90IHNldAojIENPTkZJR19JUl9JTU9OX0RFQ09ERVIgaXMgbm90IHNldAojIENPTkZJ R19JUl9SQ01NX0RFQ09ERVIgaXMgbm90IHNldApDT05GSUdfUkNfREVWSUNFUz15CkNPTkZJR19S Q19BVElfUkVNT1RFPW0KQ09ORklHX0lSX0VORT1tCkNPTkZJR19JUl9JTU9OPW0KIyBDT05GSUdf SVJfSU1PTl9SQVcgaXMgbm90IHNldApDT05GSUdfSVJfTUNFVVNCPW0KQ09ORklHX0lSX0lURV9D SVI9bQpDT05GSUdfSVJfRklOVEVLPW0KQ09ORklHX0lSX05VVk9UT049bQpDT05GSUdfSVJfUkVE UkFUMz1tCkNPTkZJR19JUl9TVFJFQU1aQVA9bQpDT05GSUdfSVJfV0lOQk9ORF9DSVI9bQojIENP TkZJR19JUl9JR09SUExVR1VTQiBpcyBub3Qgc2V0CkNPTkZJR19JUl9JR1VBTkE9bQpDT05GSUdf SVJfVFRVU0JJUj1tCkNPTkZJR19SQ19MT09QQkFDSz1tCiMgQ09ORklHX0lSX1NFUklBTCBpcyBu b3Qgc2V0CiMgQ09ORklHX0lSX1NJUiBpcyBub3Qgc2V0CiMgQ09ORklHX1JDX1hCT1hfRFZEIGlz IG5vdCBzZXQKQ09ORklHX01FRElBX1NVUFBPUlQ9bQoKIwojIE11bHRpbWVkaWEgY29yZSBzdXBw b3J0CiMKQ09ORklHX01FRElBX0NBTUVSQV9TVVBQT1JUPXkKQ09ORklHX01FRElBX0FOQUxPR19U Vl9TVVBQT1JUPXkKQ09ORklHX01FRElBX0RJR0lUQUxfVFZfU1VQUE9SVD15CkNPTkZJR19NRURJ QV9SQURJT19TVVBQT1JUPXkKIyBDT05GSUdfTUVESUFfU0RSX1NVUFBPUlQgaXMgbm90IHNldAoj IENPTkZJR19NRURJQV9DRUNfU1VQUE9SVCBpcyBub3Qgc2V0CiMgQ09ORklHX01FRElBX0NPTlRS T0xMRVIgaXMgbm90IHNldApDT05GSUdfVklERU9fREVWPW0KQ09ORklHX1ZJREVPX1Y0TDI9bQoj IENPTkZJR19WSURFT19BRFZfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19WSURFT19GSVhFRF9N SU5PUl9SQU5HRVMgaXMgbm90IHNldApDT05GSUdfVklERU9fVFVORVI9bQpDT05GSUdfVklERU9C VUZfR0VOPW0KQ09ORklHX1ZJREVPQlVGX0RNQV9TRz1tCkNPTkZJR19WSURFT0JVRl9WTUFMTE9D PW0KQ09ORklHX0RWQl9DT1JFPW0KIyBDT05GSUdfRFZCX01NQVAgaXMgbm90IHNldApDT05GSUdf RFZCX05FVD15CkNPTkZJR19UVFBDSV9FRVBST009bQpDT05GSUdfRFZCX01BWF9BREFQVEVSUz04 CkNPTkZJR19EVkJfRFlOQU1JQ19NSU5PUlM9eQojIENPTkZJR19EVkJfREVNVVhfU0VDVElPTl9M T1NTX0xPRyBpcyBub3Qgc2V0CiMgQ09ORklHX0RWQl9VTEVfREVCVUcgaXMgbm90IHNldAoKIwoj IE1lZGlhIGRyaXZlcnMKIwpDT05GSUdfTUVESUFfVVNCX1NVUFBPUlQ9eQoKIwojIFdlYmNhbSBk ZXZpY2VzCiMKQ09ORklHX1VTQl9WSURFT19DTEFTUz1tCkNPTkZJR19VU0JfVklERU9fQ0xBU1Nf SU5QVVRfRVZERVY9eQpDT05GSUdfVVNCX0dTUENBPW0KQ09ORklHX1VTQl9NNTYwMj1tCkNPTkZJ R19VU0JfU1RWMDZYWD1tCkNPTkZJR19VU0JfR0w4NjA9bQpDT05GSUdfVVNCX0dTUENBX0JFTlE9 bQpDT05GSUdfVVNCX0dTUENBX0NPTkVYPW0KQ09ORklHX1VTQl9HU1BDQV9DUElBMT1tCiMgQ09O RklHX1VTQl9HU1BDQV9EVENTMDMzIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9HU1BDQV9FVE9NUz1t CkNPTkZJR19VU0JfR1NQQ0FfRklORVBJWD1tCkNPTkZJR19VU0JfR1NQQ0FfSkVJTElOSj1tCkNP TkZJR19VU0JfR1NQQ0FfSkwyMDA1QkNEPW0KIyBDT05GSUdfVVNCX0dTUENBX0tJTkVDVCBpcyBu b3Qgc2V0CkNPTkZJR19VU0JfR1NQQ0FfS09OSUNBPW0KQ09ORklHX1VTQl9HU1BDQV9NQVJTPW0K Q09ORklHX1VTQl9HU1BDQV9NUjk3MzEwQT1tCkNPTkZJR19VU0JfR1NQQ0FfTlc4MFg9bQpDT05G SUdfVVNCX0dTUENBX09WNTE5PW0KQ09ORklHX1VTQl9HU1BDQV9PVjUzND1tCkNPTkZJR19VU0Jf R1NQQ0FfT1Y1MzRfOT1tCkNPTkZJR19VU0JfR1NQQ0FfUEFDMjA3PW0KQ09ORklHX1VTQl9HU1BD QV9QQUM3MzAyPW0KQ09ORklHX1VTQl9HU1BDQV9QQUM3MzExPW0KQ09ORklHX1VTQl9HU1BDQV9T RTQwMT1tCkNPTkZJR19VU0JfR1NQQ0FfU045QzIwMjg9bQpDT05GSUdfVVNCX0dTUENBX1NOOUMy MFg9bQpDT05GSUdfVVNCX0dTUENBX1NPTklYQj1tCkNPTkZJR19VU0JfR1NQQ0FfU09OSVhKPW0K Q09ORklHX1VTQl9HU1BDQV9TUENBNTAwPW0KQ09ORklHX1VTQl9HU1BDQV9TUENBNTAxPW0KQ09O RklHX1VTQl9HU1BDQV9TUENBNTA1PW0KQ09ORklHX1VTQl9HU1BDQV9TUENBNTA2PW0KQ09ORklH X1VTQl9HU1BDQV9TUENBNTA4PW0KQ09ORklHX1VTQl9HU1BDQV9TUENBNTYxPW0KQ09ORklHX1VT Ql9HU1BDQV9TUENBMTUyOD1tCkNPTkZJR19VU0JfR1NQQ0FfU1E5MDU9bQpDT05GSUdfVVNCX0dT UENBX1NROTA1Qz1tCkNPTkZJR19VU0JfR1NQQ0FfU1E5MzBYPW0KQ09ORklHX1VTQl9HU1BDQV9T VEswMTQ9bQojIENPTkZJR19VU0JfR1NQQ0FfU1RLMTEzNSBpcyBub3Qgc2V0CkNPTkZJR19VU0Jf R1NQQ0FfU1RWMDY4MD1tCkNPTkZJR19VU0JfR1NQQ0FfU1VOUExVUz1tCkNPTkZJR19VU0JfR1NQ Q0FfVDYxMz1tCkNPTkZJR19VU0JfR1NQQ0FfVE9QUk89bQojIENPTkZJR19VU0JfR1NQQ0FfVE9V UFRFSyBpcyBub3Qgc2V0CkNPTkZJR19VU0JfR1NQQ0FfVFY4NTMyPW0KQ09ORklHX1VTQl9HU1BD QV9WQzAzMlg9bQpDT05GSUdfVVNCX0dTUENBX1ZJQ0FNPW0KQ09ORklHX1VTQl9HU1BDQV9YSVJM SU5LX0NJVD1tCkNPTkZJR19VU0JfR1NQQ0FfWkMzWFg9bQpDT05GSUdfVVNCX1BXQz1tCiMgQ09O RklHX1VTQl9QV0NfREVCVUcgaXMgbm90IHNldApDT05GSUdfVVNCX1BXQ19JTlBVVF9FVkRFVj15 CiMgQ09ORklHX1ZJREVPX0NQSUEyIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9aUjM2NFhYPW0KQ09O RklHX1VTQl9TVEtXRUJDQU09bQpDT05GSUdfVVNCX1MyMjU1PW0KIyBDT05GSUdfVklERU9fVVNC VFYgaXMgbm90IHNldAoKIwojIEFuYWxvZyBUViBVU0IgZGV2aWNlcwojCkNPTkZJR19WSURFT19Q VlJVU0IyPW0KQ09ORklHX1ZJREVPX1BWUlVTQjJfU1lTRlM9eQpDT05GSUdfVklERU9fUFZSVVNC Ml9EVkI9eQojIENPTkZJR19WSURFT19QVlJVU0IyX0RFQlVHSUZDIGlzIG5vdCBzZXQKQ09ORklH X1ZJREVPX0hEUFZSPW0KQ09ORklHX1ZJREVPX1VTQlZJU0lPTj1tCiMgQ09ORklHX1ZJREVPX1NU SzExNjBfQ09NTU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fR083MDA3IGlzIG5vdCBzZXQK CiMKIyBBbmFsb2cvZGlnaXRhbCBUViBVU0IgZGV2aWNlcwojCkNPTkZJR19WSURFT19BVTA4Mjg9 bQpDT05GSUdfVklERU9fQVUwODI4X1Y0TDI9eQojIENPTkZJR19WSURFT19BVTA4MjhfUkMgaXMg bm90IHNldApDT05GSUdfVklERU9fQ1gyMzFYWD1tCkNPTkZJR19WSURFT19DWDIzMVhYX1JDPXkK Q09ORklHX1ZJREVPX0NYMjMxWFhfQUxTQT1tCkNPTkZJR19WSURFT19DWDIzMVhYX0RWQj1tCkNP TkZJR19WSURFT19UTTYwMDA9bQpDT05GSUdfVklERU9fVE02MDAwX0FMU0E9bQpDT05GSUdfVklE RU9fVE02MDAwX0RWQj1tCgojCiMgRGlnaXRhbCBUViBVU0IgZGV2aWNlcwojCkNPTkZJR19EVkJf VVNCPW0KIyBDT05GSUdfRFZCX1VTQl9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19EVkJfVVNCX0RJ QjMwMDBNQz1tCkNPTkZJR19EVkJfVVNCX0E4MDA9bQpDT05GSUdfRFZCX1VTQl9ESUJVU0JfTUI9 bQojIENPTkZJR19EVkJfVVNCX0RJQlVTQl9NQl9GQVVMVFkgaXMgbm90IHNldApDT05GSUdfRFZC X1VTQl9ESUJVU0JfTUM9bQpDT05GSUdfRFZCX1VTQl9ESUIwNzAwPW0KQ09ORklHX0RWQl9VU0Jf VU1UXzAxMD1tCkNPTkZJR19EVkJfVVNCX0NYVVNCPW0KQ09ORklHX0RWQl9VU0JfTTkyMFg9bQpD T05GSUdfRFZCX1VTQl9ESUdJVFY9bQpDT05GSUdfRFZCX1VTQl9WUDcwNDU9bQpDT05GSUdfRFZC X1VTQl9WUDcwMlg9bQpDT05GSUdfRFZCX1VTQl9HUDhQU0s9bQpDT05GSUdfRFZCX1VTQl9OT1ZB X1RfVVNCMj1tCkNPTkZJR19EVkJfVVNCX1RUVVNCMj1tCkNPTkZJR19EVkJfVVNCX0RUVDIwMFU9 bQpDT05GSUdfRFZCX1VTQl9PUEVSQTE9bQpDT05GSUdfRFZCX1VTQl9BRjkwMDU9bQpDT05GSUdf RFZCX1VTQl9BRjkwMDVfUkVNT1RFPW0KQ09ORklHX0RWQl9VU0JfUENUVjQ1MkU9bQpDT05GSUdf RFZCX1VTQl9EVzIxMDI9bQpDT05GSUdfRFZCX1VTQl9DSU5FUkdZX1QyPW0KQ09ORklHX0RWQl9V U0JfRFRWNTEwMD1tCkNPTkZJR19EVkJfVVNCX0FaNjAyNz1tCkNPTkZJR19EVkJfVVNCX1RFQ0hO SVNBVF9VU0IyPW0KQ09ORklHX0RWQl9VU0JfVjI9bQpDT05GSUdfRFZCX1VTQl9BRjkwMTU9bQpD T05GSUdfRFZCX1VTQl9BRjkwMzU9bQpDT05GSUdfRFZCX1VTQl9BTllTRUU9bQpDT05GSUdfRFZC X1VTQl9BVTY2MTA9bQpDT05GSUdfRFZCX1VTQl9BWjYwMDc9bQpDT05GSUdfRFZCX1VTQl9DRTYy MzA9bQpDT05GSUdfRFZCX1VTQl9FQzE2OD1tCkNPTkZJR19EVkJfVVNCX0dMODYxPW0KQ09ORklH X0RWQl9VU0JfTE1FMjUxMD1tCkNPTkZJR19EVkJfVVNCX01YTDExMVNGPW0KQ09ORklHX0RWQl9V U0JfUlRMMjhYWFU9bQojIENPTkZJR19EVkJfVVNCX0RWQlNLWSBpcyBub3Qgc2V0CiMgQ09ORklH X0RWQl9VU0JfWkQxMzAxIGlzIG5vdCBzZXQKQ09ORklHX0RWQl9UVFVTQl9CVURHRVQ9bQpDT05G SUdfRFZCX1RUVVNCX0RFQz1tCkNPTkZJR19TTVNfVVNCX0RSVj1tCkNPTkZJR19EVkJfQjJDMl9G TEVYQ09QX1VTQj1tCiMgQ09ORklHX0RWQl9CMkMyX0ZMRVhDT1BfVVNCX0RFQlVHIGlzIG5vdCBz ZXQKIyBDT05GSUdfRFZCX0FTMTAyIGlzIG5vdCBzZXQKCiMKIyBXZWJjYW0sIFRWIChhbmFsb2cv ZGlnaXRhbCkgVVNCIGRldmljZXMKIwpDT05GSUdfVklERU9fRU0yOFhYPW0KIyBDT05GSUdfVklE RU9fRU0yOFhYX1Y0TDIgaXMgbm90IHNldApDT05GSUdfVklERU9fRU0yOFhYX0FMU0E9bQpDT05G SUdfVklERU9fRU0yOFhYX0RWQj1tCkNPTkZJR19WSURFT19FTTI4WFhfUkM9bQpDT05GSUdfTUVE SUFfUENJX1NVUFBPUlQ9eQoKIwojIE1lZGlhIGNhcHR1cmUgc3VwcG9ydAojCiMgQ09ORklHX1ZJ REVPX01FWUUgaXMgbm90IHNldAojIENPTkZJR19WSURFT19TT0xPNlgxMCBpcyBub3Qgc2V0CiMg Q09ORklHX1ZJREVPX1RXNTg2NCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX1RXNjggaXMgbm90 IHNldAojIENPTkZJR19WSURFT19UVzY4NlggaXMgbm90IHNldAoKIwojIE1lZGlhIGNhcHR1cmUv YW5hbG9nIFRWIHN1cHBvcnQKIwpDT05GSUdfVklERU9fSVZUVj1tCiMgQ09ORklHX1ZJREVPX0lW VFZfREVQUkVDQVRFRF9JT0NUTFMgaXMgbm90IHNldAojIENPTkZJR19WSURFT19JVlRWX0FMU0Eg aXMgbm90IHNldApDT05GSUdfVklERU9fRkJfSVZUVj1tCiMgQ09ORklHX1ZJREVPX0ZCX0lWVFZf Rk9SQ0VfUEFUIGlzIG5vdCBzZXQKIyBDT05GSUdfVklERU9fSEVYSVVNX0dFTUlOSSBpcyBub3Qg c2V0CiMgQ09ORklHX1ZJREVPX0hFWElVTV9PUklPTiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVP X01YQiBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJREVPX0RUMzE1NSBpcyBub3Qgc2V0CgojCiMgTWVk aWEgY2FwdHVyZS9hbmFsb2cvaHlicmlkIFRWIHN1cHBvcnQKIwpDT05GSUdfVklERU9fQ1gxOD1t CkNPTkZJR19WSURFT19DWDE4X0FMU0E9bQpDT05GSUdfVklERU9fQ1gyMzg4NT1tCkNPTkZJR19N RURJQV9BTFRFUkFfQ0k9bQojIENPTkZJR19WSURFT19DWDI1ODIxIGlzIG5vdCBzZXQKQ09ORklH X1ZJREVPX0NYODg9bQpDT05GSUdfVklERU9fQ1g4OF9BTFNBPW0KQ09ORklHX1ZJREVPX0NYODhf QkxBQ0tCSVJEPW0KQ09ORklHX1ZJREVPX0NYODhfRFZCPW0KQ09ORklHX1ZJREVPX0NYODhfRU5B QkxFX1ZQMzA1ND15CkNPTkZJR19WSURFT19DWDg4X1ZQMzA1ND1tCkNPTkZJR19WSURFT19DWDg4 X01QRUc9bQpDT05GSUdfVklERU9fQlQ4NDg9bQpDT05GSUdfRFZCX0JUOFhYPW0KQ09ORklHX1ZJ REVPX1NBQTcxMzQ9bQpDT05GSUdfVklERU9fU0FBNzEzNF9BTFNBPW0KQ09ORklHX1ZJREVPX1NB QTcxMzRfUkM9eQpDT05GSUdfVklERU9fU0FBNzEzNF9EVkI9bQpDT05GSUdfVklERU9fU0FBNzE2 ND1tCgojCiMgTWVkaWEgZGlnaXRhbCBUViBQQ0kgQWRhcHRlcnMKIwpDT05GSUdfRFZCX0FWNzEx MF9JUj15CkNPTkZJR19EVkJfQVY3MTEwPW0KQ09ORklHX0RWQl9BVjcxMTBfT1NEPXkKQ09ORklH X0RWQl9CVURHRVRfQ09SRT1tCkNPTkZJR19EVkJfQlVER0VUPW0KQ09ORklHX0RWQl9CVURHRVRf Q0k9bQpDT05GSUdfRFZCX0JVREdFVF9BVj1tCkNPTkZJR19EVkJfQlVER0VUX1BBVENIPW0KQ09O RklHX0RWQl9CMkMyX0ZMRVhDT1BfUENJPW0KIyBDT05GSUdfRFZCX0IyQzJfRkxFWENPUF9QQ0lf REVCVUcgaXMgbm90IHNldApDT05GSUdfRFZCX1BMVVRPMj1tCkNPTkZJR19EVkJfRE0xMTA1PW0K Q09ORklHX0RWQl9QVDE9bQojIENPTkZJR19EVkJfUFQzIGlzIG5vdCBzZXQKQ09ORklHX01BTlRJ U19DT1JFPW0KQ09ORklHX0RWQl9NQU5USVM9bQpDT05GSUdfRFZCX0hPUFBFUj1tCkNPTkZJR19E VkJfTkdFTkU9bQpDT05GSUdfRFZCX0REQlJJREdFPW0KIyBDT05GSUdfRFZCX0REQlJJREdFX01T SUVOQUJMRSBpcyBub3Qgc2V0CiMgQ09ORklHX0RWQl9TTUlQQ0lFIGlzIG5vdCBzZXQKIyBDT05G SUdfRFZCX05FVFVQX1VOSURWQiBpcyBub3Qgc2V0CiMgQ09ORklHX1Y0TF9QTEFURk9STV9EUklW RVJTIGlzIG5vdCBzZXQKIyBDT05GSUdfVjRMX01FTTJNRU1fRFJJVkVSUyBpcyBub3Qgc2V0CiMg Q09ORklHX1Y0TF9URVNUX0RSSVZFUlMgaXMgbm90IHNldAojIENPTkZJR19EVkJfUExBVEZPUk1f RFJJVkVSUyBpcyBub3Qgc2V0CgojCiMgU3VwcG9ydGVkIE1NQy9TRElPIGFkYXB0ZXJzCiMKQ09O RklHX1NNU19TRElPX0RSVj1tCkNPTkZJR19SQURJT19BREFQVEVSUz15CkNPTkZJR19SQURJT19U RUE1NzVYPW0KIyBDT05GSUdfUkFESU9fU0k0NzBYIGlzIG5vdCBzZXQKIyBDT05GSUdfUkFESU9f U0k0NzEzIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01SODAwIGlzIG5vdCBzZXQKIyBDT05GSUdf VVNCX0RTQlIgaXMgbm90IHNldAojIENPTkZJR19SQURJT19NQVhJUkFESU8gaXMgbm90IHNldAoj IENPTkZJR19SQURJT19TSEFSSyBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElPX1NIQVJLMiBpcyBu b3Qgc2V0CiMgQ09ORklHX1VTQl9LRUVORSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9SQVJFTU9O TyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9NQTkwMSBpcyBub3Qgc2V0CiMgQ09ORklHX1JBRElP X1RFQTU3NjQgaXMgbm90IHNldAojIENPTkZJR19SQURJT19TQUE3NzA2SCBpcyBub3Qgc2V0CiMg Q09ORklHX1JBRElPX1RFRjY4NjIgaXMgbm90IHNldAojIENPTkZJR19SQURJT19XTDEyNzMgaXMg bm90IHNldAoKIwojIFRleGFzIEluc3RydW1lbnRzIFdMMTI4eCBGTSBkcml2ZXIgKFNUIGJhc2Vk KQojCgojCiMgU3VwcG9ydGVkIEZpcmVXaXJlIChJRUVFIDEzOTQpIEFkYXB0ZXJzCiMKQ09ORklH X0RWQl9GSVJFRFRWPW0KQ09ORklHX0RWQl9GSVJFRFRWX0lOUFVUPXkKQ09ORklHX01FRElBX0NP TU1PTl9PUFRJT05TPXkKCiMKIyBjb21tb24gZHJpdmVyIG9wdGlvbnMKIwpDT05GSUdfVklERU9f Q1gyMzQxWD1tCkNPTkZJR19WSURFT19UVkVFUFJPTT1tCkNPTkZJR19DWVBSRVNTX0ZJUk1XQVJF PW0KQ09ORklHX1ZJREVPQlVGMl9DT1JFPW0KQ09ORklHX1ZJREVPQlVGMl9WNEwyPW0KQ09ORklH X1ZJREVPQlVGMl9NRU1PUFM9bQpDT05GSUdfVklERU9CVUYyX1ZNQUxMT0M9bQpDT05GSUdfVklE RU9CVUYyX0RNQV9TRz1tCkNPTkZJR19WSURFT0JVRjJfRFZCPW0KQ09ORklHX0RWQl9CMkMyX0ZM RVhDT1A9bQpDT05GSUdfVklERU9fU0FBNzE0Nj1tCkNPTkZJR19WSURFT19TQUE3MTQ2X1ZWPW0K Q09ORklHX1NNU19TSUFOT19NRFRWPW0KQ09ORklHX1NNU19TSUFOT19SQz15CiMgQ09ORklHX1NN U19TSUFOT19ERUJVR0ZTIGlzIG5vdCBzZXQKCiMKIyBNZWRpYSBhbmNpbGxhcnkgZHJpdmVycyAo dHVuZXJzLCBzZW5zb3JzLCBpMmMsIHNwaSwgZnJvbnRlbmRzKQojCkNPTkZJR19NRURJQV9TVUJE UlZfQVVUT1NFTEVDVD15CkNPTkZJR19NRURJQV9BVFRBQ0g9eQpDT05GSUdfVklERU9fSVJfSTJD PW0KCiMKIyBBdWRpbyBkZWNvZGVycywgcHJvY2Vzc29ycyBhbmQgbWl4ZXJzCiMKQ09ORklHX1ZJ REVPX1RWQVVESU89bQpDT05GSUdfVklERU9fVERBNzQzMj1tCkNPTkZJR19WSURFT19NU1AzNDAw PW0KQ09ORklHX1ZJREVPX0NTMzMwOD1tCkNPTkZJR19WSURFT19DUzUzNDU9bQpDT05GSUdfVklE RU9fQ1M1M0wzMkE9bQpDT05GSUdfVklERU9fV004Nzc1PW0KQ09ORklHX1ZJREVPX1dNODczOT1t CkNPTkZJR19WSURFT19WUDI3U01QWD1tCgojCiMgUkRTIGRlY29kZXJzCiMKQ09ORklHX1ZJREVP X1NBQTY1ODg9bQoKIwojIFZpZGVvIGRlY29kZXJzCiMKQ09ORklHX1ZJREVPX1NBQTcxMVg9bQoK IwojIFZpZGVvIGFuZCBhdWRpbyBkZWNvZGVycwojCkNPTkZJR19WSURFT19TQUE3MTdYPW0KQ09O RklHX1ZJREVPX0NYMjU4NDA9bQoKIwojIFZpZGVvIGVuY29kZXJzCiMKQ09ORklHX1ZJREVPX1NB QTcxMjc9bQoKIwojIENhbWVyYSBzZW5zb3IgZGV2aWNlcwojCgojCiMgRmxhc2ggZGV2aWNlcwoj CgojCiMgVmlkZW8gaW1wcm92ZW1lbnQgY2hpcHMKIwpDT05GSUdfVklERU9fVVBENjQwMzFBPW0K Q09ORklHX1ZJREVPX1VQRDY0MDgzPW0KCiMKIyBBdWRpby9WaWRlbyBjb21wcmVzc2lvbiBjaGlw cwojCkNPTkZJR19WSURFT19TQUE2NzUySFM9bQoKIwojIFNEUiB0dW5lciBjaGlwcwojCgojCiMg TWlzY2VsbGFuZW91cyBoZWxwZXIgY2hpcHMKIwpDT05GSUdfVklERU9fTTUyNzkwPW0KCiMKIyBN ZWRpYSBTUEkgQWRhcHRlcnMKIwojIENPTkZJR19DWEQyODgwX1NQSV9EUlYgaXMgbm90IHNldApD T05GSUdfTUVESUFfVFVORVI9bQpDT05GSUdfTUVESUFfVFVORVJfU0lNUExFPW0KQ09ORklHX01F RElBX1RVTkVSX1REQTE4MjUwPW0KQ09ORklHX01FRElBX1RVTkVSX1REQTgyOTA9bQpDT05GSUdf TUVESUFfVFVORVJfVERBODI3WD1tCkNPTkZJR19NRURJQV9UVU5FUl9UREExODI3MT1tCkNPTkZJ R19NRURJQV9UVU5FUl9UREE5ODg3PW0KQ09ORklHX01FRElBX1RVTkVSX1RFQTU3NjE9bQpDT05G SUdfTUVESUFfVFVORVJfVEVBNTc2Nz1tCkNPTkZJR19NRURJQV9UVU5FUl9NVDIwWFg9bQpDT05G SUdfTUVESUFfVFVORVJfTVQyMDYwPW0KQ09ORklHX01FRElBX1RVTkVSX01UMjA2Mz1tCkNPTkZJ R19NRURJQV9UVU5FUl9NVDIyNjY9bQpDT05GSUdfTUVESUFfVFVORVJfTVQyMTMxPW0KQ09ORklH X01FRElBX1RVTkVSX1FUMTAxMD1tCkNPTkZJR19NRURJQV9UVU5FUl9YQzIwMjg9bQpDT05GSUdf TUVESUFfVFVORVJfWEM1MDAwPW0KQ09ORklHX01FRElBX1RVTkVSX1hDNDAwMD1tCkNPTkZJR19N RURJQV9UVU5FUl9NWEw1MDA1Uz1tCkNPTkZJR19NRURJQV9UVU5FUl9NWEw1MDA3VD1tCkNPTkZJ R19NRURJQV9UVU5FUl9NQzQ0UzgwMz1tCkNPTkZJR19NRURJQV9UVU5FUl9NQVgyMTY1PW0KQ09O RklHX01FRElBX1RVTkVSX1REQTE4MjE4PW0KQ09ORklHX01FRElBX1RVTkVSX0ZDMDAxMT1tCkNP TkZJR19NRURJQV9UVU5FUl9GQzAwMTI9bQpDT05GSUdfTUVESUFfVFVORVJfRkMwMDEzPW0KQ09O RklHX01FRElBX1RVTkVSX1REQTE4MjEyPW0KQ09ORklHX01FRElBX1RVTkVSX0U0MDAwPW0KQ09O RklHX01FRElBX1RVTkVSX0ZDMjU4MD1tCkNPTkZJR19NRURJQV9UVU5FUl9NODhSUzYwMDBUPW0K Q09ORklHX01FRElBX1RVTkVSX1RVQTkwMDE9bQpDT05GSUdfTUVESUFfVFVORVJfU0kyMTU3PW0K Q09ORklHX01FRElBX1RVTkVSX0lUOTEzWD1tCkNPTkZJR19NRURJQV9UVU5FUl9SODIwVD1tCkNP TkZJR19NRURJQV9UVU5FUl9RTTFEMUMwMDQyPW0KQ09ORklHX01FRElBX1RVTkVSX1FNMUQxQjAw MDQ9bQoKIwojIE11bHRpc3RhbmRhcmQgKHNhdGVsbGl0ZSkgZnJvbnRlbmRzCiMKQ09ORklHX0RW Ql9TVEIwODk5PW0KQ09ORklHX0RWQl9TVEI2MTAwPW0KQ09ORklHX0RWQl9TVFYwOTB4PW0KQ09O RklHX0RWQl9TVFYwOTEwPW0KQ09ORklHX0RWQl9TVFY2MTEweD1tCkNPTkZJR19EVkJfU1RWNjEx MT1tCkNPTkZJR19EVkJfTVhMNVhYPW0KQ09ORklHX0RWQl9NODhEUzMxMDM9bQoKIwojIE11bHRp c3RhbmRhcmQgKGNhYmxlICsgdGVycmVzdHJpYWwpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfRFJY Sz1tCkNPTkZJR19EVkJfVERBMTgyNzFDMkREPW0KQ09ORklHX0RWQl9TSTIxNjU9bQpDT05GSUdf RFZCX01OODg0NzI9bQpDT05GSUdfRFZCX01OODg0NzM9bQoKIwojIERWQi1TIChzYXRlbGxpdGUp IGZyb250ZW5kcwojCkNPTkZJR19EVkJfQ1gyNDExMD1tCkNPTkZJR19EVkJfQ1gyNDEyMz1tCkNP TkZJR19EVkJfTVQzMTI9bQpDT05GSUdfRFZCX1pMMTAwMzY9bQpDT05GSUdfRFZCX1pMMTAwMzk9 bQpDT05GSUdfRFZCX1M1SDE0MjA9bQpDT05GSUdfRFZCX1NUVjAyODg9bQpDT05GSUdfRFZCX1NU QjYwMDA9bQpDT05GSUdfRFZCX1NUVjAyOTk9bQpDT05GSUdfRFZCX1NUVjYxMTA9bQpDT05GSUdf RFZCX1NUVjA5MDA9bQpDT05GSUdfRFZCX1REQTgwODM9bQpDT05GSUdfRFZCX1REQTEwMDg2PW0K Q09ORklHX0RWQl9UREE4MjYxPW0KQ09ORklHX0RWQl9WRVMxWDkzPW0KQ09ORklHX0RWQl9UVU5F Ul9JVEQxMDAwPW0KQ09ORklHX0RWQl9UVU5FUl9DWDI0MTEzPW0KQ09ORklHX0RWQl9UREE4MjZY PW0KQ09ORklHX0RWQl9UVUE2MTAwPW0KQ09ORklHX0RWQl9DWDI0MTE2PW0KQ09ORklHX0RWQl9D WDI0MTE3PW0KQ09ORklHX0RWQl9DWDI0MTIwPW0KQ09ORklHX0RWQl9TSTIxWFg9bQpDT05GSUdf RFZCX1RTMjAyMD1tCkNPTkZJR19EVkJfRFMzMDAwPW0KQ09ORklHX0RWQl9NQjg2QTE2PW0KQ09O RklHX0RWQl9UREExMDA3MT1tCgojCiMgRFZCLVQgKHRlcnJlc3RyaWFsKSBmcm9udGVuZHMKIwpD T05GSUdfRFZCX1NQODg3MD1tCkNPTkZJR19EVkJfU1A4ODdYPW0KQ09ORklHX0RWQl9DWDIyNzAw PW0KQ09ORklHX0RWQl9DWDIyNzAyPW0KQ09ORklHX0RWQl9EUlhEPW0KQ09ORklHX0RWQl9MNjQ3 ODE9bQpDT05GSUdfRFZCX1REQTEwMDRYPW0KQ09ORklHX0RWQl9OWFQ2MDAwPW0KQ09ORklHX0RW Ql9NVDM1Mj1tCkNPTkZJR19EVkJfWkwxMDM1Mz1tCkNPTkZJR19EVkJfRElCMzAwME1CPW0KQ09O RklHX0RWQl9ESUIzMDAwTUM9bQpDT05GSUdfRFZCX0RJQjcwMDBNPW0KQ09ORklHX0RWQl9ESUI3 MDAwUD1tCkNPTkZJR19EVkJfVERBMTAwNDg9bQpDT05GSUdfRFZCX0FGOTAxMz1tCkNPTkZJR19E VkJfRUMxMDA9bQpDT05GSUdfRFZCX1NUVjAzNjc9bQpDT05GSUdfRFZCX0NYRDI4MjBSPW0KQ09O RklHX0RWQl9DWEQyODQxRVI9bQpDT05GSUdfRFZCX1JUTDI4MzA9bQpDT05GSUdfRFZCX1JUTDI4 MzI9bQpDT05GSUdfRFZCX1NJMjE2OD1tCkNPTkZJR19EVkJfR1A4UFNLX0ZFPW0KCiMKIyBEVkIt QyAoY2FibGUpIGZyb250ZW5kcwojCkNPTkZJR19EVkJfVkVTMTgyMD1tCkNPTkZJR19EVkJfVERB MTAwMjE9bQpDT05GSUdfRFZCX1REQTEwMDIzPW0KQ09ORklHX0RWQl9TVFYwMjk3PW0KCiMKIyBB VFNDIChOb3J0aCBBbWVyaWNhbi9Lb3JlYW4gVGVycmVzdHJpYWwvQ2FibGUgRFRWKSBmcm9udGVu ZHMKIwpDT05GSUdfRFZCX05YVDIwMFg9bQpDT05GSUdfRFZCX09SNTEyMTE9bQpDT05GSUdfRFZC X09SNTExMzI9bQpDT05GSUdfRFZCX0JDTTM1MTA9bQpDT05GSUdfRFZCX0xHRFQzMzBYPW0KQ09O RklHX0RWQl9MR0RUMzMwNT1tCkNPTkZJR19EVkJfTEdEVDMzMDZBPW0KQ09ORklHX0RWQl9MRzIx NjA9bQpDT05GSUdfRFZCX1M1SDE0MDk9bQpDT05GSUdfRFZCX0FVODUyMj1tCkNPTkZJR19EVkJf QVU4NTIyX0RUVj1tCkNPTkZJR19EVkJfQVU4NTIyX1Y0TD1tCkNPTkZJR19EVkJfUzVIMTQxMT1t CgojCiMgSVNEQi1UICh0ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9TOTIxPW0K Q09ORklHX0RWQl9ESUI4MDAwPW0KQ09ORklHX0RWQl9NQjg2QTIwUz1tCgojCiMgSVNEQi1TIChz YXRlbGxpdGUpICYgSVNEQi1UICh0ZXJyZXN0cmlhbCkgZnJvbnRlbmRzCiMKQ09ORklHX0RWQl9U QzkwNTIyPW0KCiMKIyBEaWdpdGFsIHRlcnJlc3RyaWFsIG9ubHkgdHVuZXJzL1BMTAojCkNPTkZJ R19EVkJfUExMPW0KQ09ORklHX0RWQl9UVU5FUl9ESUIwMDcwPW0KQ09ORklHX0RWQl9UVU5FUl9E SUIwMDkwPW0KCiMKIyBTRUMgY29udHJvbCBkZXZpY2VzIGZvciBEVkItUwojCkNPTkZJR19EVkJf RFJYMzlYWUo9bQpDT05GSUdfRFZCX0xOQkgyNT1tCkNPTkZJR19EVkJfTE5CUDIxPW0KQ09ORklH X0RWQl9MTkJQMjI9bQpDT05GSUdfRFZCX0lTTDY0MDU9bQpDT05GSUdfRFZCX0lTTDY0MjE9bQpD T05GSUdfRFZCX0lTTDY0MjM9bQpDT05GSUdfRFZCX0E4MjkzPW0KQ09ORklHX0RWQl9MR1M4R1hY PW0KQ09ORklHX0RWQl9BVEJNODgzMD1tCkNPTkZJR19EVkJfVERBNjY1eD1tCkNPTkZJR19EVkJf SVgyNTA1Vj1tCkNPTkZJR19EVkJfTTg4UlMyMDAwPW0KQ09ORklHX0RWQl9BRjkwMzM9bQoKIwoj IENvbW1vbiBJbnRlcmZhY2UgKEVONTAyMjEpIGNvbnRyb2xsZXIgZHJpdmVycwojCkNPTkZJR19E VkJfQ1hEMjA5OT1tCgojCiMgVG9vbHMgdG8gZGV2ZWxvcCBuZXcgZnJvbnRlbmRzCiMKQ09ORklH X0RWQl9EVU1NWV9GRT1tCgojCiMgR3JhcGhpY3Mgc3VwcG9ydAojCkNPTkZJR19BR1A9eQpDT05G SUdfQUdQX0FNRDY0PXkKQ09ORklHX0FHUF9JTlRFTD15CkNPTkZJR19BR1BfU0lTPXkKQ09ORklH X0FHUF9WSUE9eQpDT05GSUdfSU5URUxfR1RUPXkKQ09ORklHX1ZHQV9BUkI9eQpDT05GSUdfVkdB X0FSQl9NQVhfR1BVUz02NApDT05GSUdfVkdBX1NXSVRDSEVST089eQpDT05GSUdfRFJNPW0KQ09O RklHX0RSTV9NSVBJX0RTST15CkNPTkZJR19EUk1fRFBfQVVYX0NIQVJERVY9eQpDT05GSUdfRFJN X0RFQlVHX1NFTEZURVNUPW0KQ09ORklHX0RSTV9LTVNfSEVMUEVSPW0KQ09ORklHX0RSTV9LTVNf RkJfSEVMUEVSPXkKQ09ORklHX0RSTV9GQkRFVl9FTVVMQVRJT049eQpDT05GSUdfRFJNX0ZCREVW X09WRVJBTExPQz0xMDAKIyBDT05GSUdfRFJNX0ZCREVWX0xFQUtfUEhZU19TTUVNIGlzIG5vdCBz ZXQKQ09ORklHX0RSTV9MT0FEX0VESURfRklSTVdBUkU9eQojIENPTkZJR19EUk1fRFBfQ0VDIGlz IG5vdCBzZXQKQ09ORklHX0RSTV9UVE09bQoKIwojIEkyQyBlbmNvZGVyIG9yIGhlbHBlciBjaGlw cwojCkNPTkZJR19EUk1fSTJDX0NINzAwNj1tCkNPTkZJR19EUk1fSTJDX1NJTDE2ND1tCiMgQ09O RklHX0RSTV9JMkNfTlhQX1REQTk5OFggaXMgbm90IHNldAojIENPTkZJR19EUk1fSTJDX05YUF9U REE5OTUwIGlzIG5vdCBzZXQKCiMKIyBBUk0gZGV2aWNlcwojCiMgQ09ORklHX0RSTV9SQURFT04g aXMgbm90IHNldAojIENPTkZJR19EUk1fQU1ER1BVIGlzIG5vdCBzZXQKCiMKIyBBQ1AgKEF1ZGlv IENvUHJvY2Vzc29yKSBDb25maWd1cmF0aW9uCiMKCiMKIyBBTUQgTGlicmFyeSByb3V0aW5lcwoj CiMgQ09ORklHX0RSTV9OT1VWRUFVIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9JOTE1PW0KIyBDT05G SUdfRFJNX0k5MTVfQUxQSEFfU1VQUE9SVCBpcyBub3Qgc2V0CkNPTkZJR19EUk1fSTkxNV9DQVBU VVJFX0VSUk9SPXkKQ09ORklHX0RSTV9JOTE1X0NPTVBSRVNTX0VSUk9SPXkKQ09ORklHX0RSTV9J OTE1X1VTRVJQVFI9eQpDT05GSUdfRFJNX0k5MTVfR1ZUPXkKQ09ORklHX0RSTV9JOTE1X0dWVF9L Vk1HVD1tCgojCiMgZHJtL2k5MTUgRGVidWdnaW5nCiMKIyBDT05GSUdfRFJNX0k5MTVfV0VSUk9S IGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0k5MTVfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19E Uk1fSTkxNV9TV19GRU5DRV9ERUJVR19PQkpFQ1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0k5 MTVfU1dfRkVOQ0VfQ0hFQ0tfREFHIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0k5MTVfREVCVUdf R1VDIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0k5MTVfU0VMRlRFU1QgaXMgbm90IHNldAojIENP TkZJR19EUk1fSTkxNV9MT1dfTEVWRUxfVFJBQ0VQT0lOVFMgaXMgbm90IHNldAojIENPTkZJR19E Uk1fSTkxNV9ERUJVR19WQkxBTktfRVZBREUgaXMgbm90IHNldAojIENPTkZJR19EUk1fSTkxNV9E RUJVR19SVU5USU1FX1BNIGlzIG5vdCBzZXQKQ09ORklHX0RSTV9WR0VNPW0KIyBDT05GSUdfRFJN X1ZLTVMgaXMgbm90IHNldApDT05GSUdfRFJNX1ZNV0dGWD1tCkNPTkZJR19EUk1fVk1XR0ZYX0ZC Q09OPXkKQ09ORklHX0RSTV9HTUE1MDA9bQpDT05GSUdfRFJNX0dNQTYwMD15CkNPTkZJR19EUk1f R01BMzYwMD15CkNPTkZJR19EUk1fVURMPW0KQ09ORklHX0RSTV9BU1Q9bQpDT05GSUdfRFJNX01H QUcyMDA9bQpDT05GSUdfRFJNX0NJUlJVU19RRU1VPW0KQ09ORklHX0RSTV9RWEw9bQpDT05GSUdf RFJNX0JPQ0hTPW0KQ09ORklHX0RSTV9WSVJUSU9fR1BVPW0KQ09ORklHX0RSTV9QQU5FTD15Cgoj CiMgRGlzcGxheSBQYW5lbHMKIwojIENPTkZJR19EUk1fUEFORUxfUkFTUEJFUlJZUElfVE9VQ0hT Q1JFRU4gaXMgbm90IHNldApDT05GSUdfRFJNX0JSSURHRT15CkNPTkZJR19EUk1fUEFORUxfQlJJ REdFPXkKCiMKIyBEaXNwbGF5IEludGVyZmFjZSBCcmlkZ2VzCiMKIyBDT05GSUdfRFJNX0FOQUxP R0lYX0FOWDc4WFggaXMgbm90IHNldAojIENPTkZJR19EUk1fRVROQVZJViBpcyBub3Qgc2V0CiMg Q09ORklHX0RSTV9ISVNJX0hJQk1DIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1RJTllEUk0gaXMg bm90IHNldAojIENPTkZJR19EUk1fWEVOIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX0xFR0FDWSBp cyBub3Qgc2V0CkNPTkZJR19EUk1fUEFORUxfT1JJRU5UQVRJT05fUVVJUktTPXkKQ09ORklHX0RS TV9MSUJfUkFORE9NPXkKCiMKIyBGcmFtZSBidWZmZXIgRGV2aWNlcwojCkNPTkZJR19GQl9DTURM SU5FPXkKQ09ORklHX0ZCX05PVElGWT15CkNPTkZJR19GQj15CiMgQ09ORklHX0ZJUk1XQVJFX0VE SUQgaXMgbm90IHNldApDT05GSUdfRkJfQk9PVF9WRVNBX1NVUFBPUlQ9eQpDT05GSUdfRkJfQ0ZC X0ZJTExSRUNUPXkKQ09ORklHX0ZCX0NGQl9DT1BZQVJFQT15CkNPTkZJR19GQl9DRkJfSU1BR0VC TElUPXkKQ09ORklHX0ZCX1NZU19GSUxMUkVDVD1tCkNPTkZJR19GQl9TWVNfQ09QWUFSRUE9bQpD T05GSUdfRkJfU1lTX0lNQUdFQkxJVD1tCiMgQ09ORklHX0ZCX0ZPUkVJR05fRU5ESUFOIGlzIG5v dCBzZXQKQ09ORklHX0ZCX1NZU19GT1BTPW0KQ09ORklHX0ZCX0RFRkVSUkVEX0lPPXkKIyBDT05G SUdfRkJfTU9ERV9IRUxQRVJTIGlzIG5vdCBzZXQKQ09ORklHX0ZCX1RJTEVCTElUVElORz15Cgoj CiMgRnJhbWUgYnVmZmVyIGhhcmR3YXJlIGRyaXZlcnMKIwojIENPTkZJR19GQl9DSVJSVVMgaXMg bm90IHNldAojIENPTkZJR19GQl9QTTIgaXMgbm90IHNldAojIENPTkZJR19GQl9DWUJFUjIwMDAg aXMgbm90IHNldAojIENPTkZJR19GQl9BUkMgaXMgbm90IHNldAojIENPTkZJR19GQl9BU0lMSUFO VCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0lNU1RUIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVkdB MTYgaXMgbm90IHNldAojIENPTkZJR19GQl9VVkVTQSBpcyBub3Qgc2V0CkNPTkZJR19GQl9WRVNB PXkKQ09ORklHX0ZCX0VGST15CiMgQ09ORklHX0ZCX040MTEgaXMgbm90IHNldAojIENPTkZJR19G Ql9IR0EgaXMgbm90IHNldAojIENPTkZJR19GQl9PUEVOQ09SRVMgaXMgbm90IHNldAojIENPTkZJ R19GQl9TMUQxM1hYWCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX05WSURJQSBpcyBub3Qgc2V0CiMg Q09ORklHX0ZCX1JJVkEgaXMgbm90IHNldAojIENPTkZJR19GQl9JNzQwIGlzIG5vdCBzZXQKIyBD T05GSUdfRkJfTEU4MDU3OCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0lOVEVMIGlzIG5vdCBzZXQK IyBDT05GSUdfRkJfTUFUUk9YIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfUkFERU9OIGlzIG5vdCBz ZXQKIyBDT05GSUdfRkJfQVRZMTI4IGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfQVRZIGlzIG5vdCBz ZXQKIyBDT05GSUdfRkJfUzMgaXMgbm90IHNldAojIENPTkZJR19GQl9TQVZBR0UgaXMgbm90IHNl dAojIENPTkZJR19GQl9TSVMgaXMgbm90IHNldAojIENPTkZJR19GQl9WSUEgaXMgbm90IHNldAoj IENPTkZJR19GQl9ORU9NQUdJQyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX0tZUk8gaXMgbm90IHNl dAojIENPTkZJR19GQl8zREZYIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVk9PRE9PMSBpcyBub3Qg c2V0CiMgQ09ORklHX0ZCX1ZUODYyMyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZCX1RSSURFTlQgaXMg bm90IHNldAojIENPTkZJR19GQl9BUksgaXMgbm90IHNldAojIENPTkZJR19GQl9QTTMgaXMgbm90 IHNldAojIENPTkZJR19GQl9DQVJNSU5FIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfU001MDEgaXMg bm90IHNldAojIENPTkZJR19GQl9TTVNDVUZYIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVURMIGlz IG5vdCBzZXQKIyBDT05GSUdfRkJfSUJNX0dYVDQ1MDAgaXMgbm90IHNldAojIENPTkZJR19GQl9W SVJUVUFMIGlzIG5vdCBzZXQKIyBDT05GSUdfWEVOX0ZCREVWX0ZST05URU5EIGlzIG5vdCBzZXQK IyBDT05GSUdfRkJfTUVUUk9OT01FIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfTUI4NjJYWCBpcyBu b3Qgc2V0CkNPTkZJR19GQl9IWVBFUlY9bQojIENPTkZJR19GQl9TSU1QTEUgaXMgbm90IHNldAoj IENPTkZJR19GQl9TTTcxMiBpcyBub3Qgc2V0CkNPTkZJR19CQUNLTElHSFRfTENEX1NVUFBPUlQ9 eQpDT05GSUdfTENEX0NMQVNTX0RFVklDRT1tCiMgQ09ORklHX0xDRF9MNEYwMDI0MlQwMyBpcyBu b3Qgc2V0CiMgQ09ORklHX0xDRF9MTVMyODNHRjA1IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0xU VjM1MFFWIGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0lMSTkyMlggaXMgbm90IHNldAojIENPTkZJ R19MQ0RfSUxJOTMyMCBpcyBub3Qgc2V0CiMgQ09ORklHX0xDRF9URE8yNE0gaXMgbm90IHNldAoj IENPTkZJR19MQ0RfVkdHMjQzMkE0IGlzIG5vdCBzZXQKQ09ORklHX0xDRF9QTEFURk9STT1tCiMg Q09ORklHX0xDRF9BTVMzNjlGRzA2IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX0xNUzUwMUtGMDMg aXMgbm90IHNldAojIENPTkZJR19MQ0RfSFg4MzU3IGlzIG5vdCBzZXQKIyBDT05GSUdfTENEX09U TTMyMjVBIGlzIG5vdCBzZXQKQ09ORklHX0JBQ0tMSUdIVF9DTEFTU19ERVZJQ0U9eQojIENPTkZJ R19CQUNLTElHSFRfR0VORVJJQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JBQ0tMSUdIVF9QV00gaXMg bm90IHNldApDT05GSUdfQkFDS0xJR0hUX0FQUExFPW0KIyBDT05GSUdfQkFDS0xJR0hUX1BNODk0 MV9XTEVEIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hUX1NBSEFSQSBpcyBub3Qgc2V0CiMg Q09ORklHX0JBQ0tMSUdIVF9BRFA4ODYwIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hUX0FE UDg4NzAgaXMgbm90IHNldAojIENPTkZJR19CQUNLTElHSFRfTE0zNjMwQSBpcyBub3Qgc2V0CiMg Q09ORklHX0JBQ0tMSUdIVF9MTTM2MzkgaXMgbm90IHNldApDT05GSUdfQkFDS0xJR0hUX0xQODU1 WD1tCiMgQ09ORklHX0JBQ0tMSUdIVF9HUElPIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hU X0xWNTIwN0xQIGlzIG5vdCBzZXQKIyBDT05GSUdfQkFDS0xJR0hUX0JENjEwNyBpcyBub3Qgc2V0 CiMgQ09ORklHX0JBQ0tMSUdIVF9BUkNYQ05OIGlzIG5vdCBzZXQKQ09ORklHX0hETUk9eQoKIwoj IENvbnNvbGUgZGlzcGxheSBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19WR0FfQ09OU09MRT15CkNP TkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLPXkKQ09ORklHX1ZHQUNPTl9TT0ZUX1NDUk9MTEJB Q0tfU0laRT02NAojIENPTkZJR19WR0FDT05fU09GVF9TQ1JPTExCQUNLX1BFUlNJU1RFTlRfRU5B QkxFX0JZX0RFRkFVTFQgaXMgbm90IHNldApDT05GSUdfRFVNTVlfQ09OU09MRT15CkNPTkZJR19E VU1NWV9DT05TT0xFX0NPTFVNTlM9ODAKQ09ORklHX0RVTU1ZX0NPTlNPTEVfUk9XUz0yNQpDT05G SUdfRlJBTUVCVUZGRVJfQ09OU09MRT15CkNPTkZJR19GUkFNRUJVRkZFUl9DT05TT0xFX0RFVEVD VF9QUklNQVJZPXkKQ09ORklHX0ZSQU1FQlVGRkVSX0NPTlNPTEVfUk9UQVRJT049eQojIENPTkZJ R19GUkFNRUJVRkZFUl9DT05TT0xFX0RFRkVSUkVEX1RBS0VPVkVSIGlzIG5vdCBzZXQKQ09ORklH X0xPR089eQojIENPTkZJR19MT0dPX0xJTlVYX01PTk8gaXMgbm90IHNldAojIENPTkZJR19MT0dP X0xJTlVYX1ZHQTE2IGlzIG5vdCBzZXQKQ09ORklHX0xPR09fTElOVVhfQ0xVVDIyND15CkNPTkZJ R19TT1VORD1tCkNPTkZJR19TT1VORF9PU1NfQ09SRT15CkNPTkZJR19TT1VORF9PU1NfQ09SRV9Q UkVDTEFJTT15CkNPTkZJR19TTkQ9bQpDT05GSUdfU05EX1RJTUVSPW0KQ09ORklHX1NORF9QQ009 bQpDT05GSUdfU05EX1BDTV9FTEQ9eQpDT05GSUdfU05EX0hXREVQPW0KQ09ORklHX1NORF9TRVFf REVWSUNFPW0KQ09ORklHX1NORF9SQVdNSURJPW0KQ09ORklHX1NORF9DT01QUkVTU19PRkZMT0FE PW0KQ09ORklHX1NORF9KQUNLPXkKQ09ORklHX1NORF9KQUNLX0lOUFVUX0RFVj15CkNPTkZJR19T TkRfT1NTRU1VTD15CiMgQ09ORklHX1NORF9NSVhFUl9PU1MgaXMgbm90IHNldAojIENPTkZJR19T TkRfUENNX09TUyBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUENNX1RJTUVSPXkKQ09ORklHX1NORF9I UlRJTUVSPW0KQ09ORklHX1NORF9EWU5BTUlDX01JTk9SUz15CkNPTkZJR19TTkRfTUFYX0NBUkRT PTMyCiMgQ09ORklHX1NORF9TVVBQT1JUX09MRF9BUEkgaXMgbm90IHNldApDT05GSUdfU05EX1BS T0NfRlM9eQpDT05GSUdfU05EX1ZFUkJPU0VfUFJPQ0ZTPXkKIyBDT05GSUdfU05EX1ZFUkJPU0Vf UFJJTlRLIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1NO RF9WTUFTVEVSPXkKQ09ORklHX1NORF9ETUFfU0dCVUY9eQpDT05GSUdfU05EX1NFUVVFTkNFUj1t CkNPTkZJR19TTkRfU0VRX0RVTU1ZPW0KQ09ORklHX1NORF9TRVFVRU5DRVJfT1NTPW0KQ09ORklH X1NORF9TRVFfSFJUSU1FUl9ERUZBVUxUPXkKQ09ORklHX1NORF9TRVFfTUlESV9FVkVOVD1tCkNP TkZJR19TTkRfU0VRX01JREk9bQpDT05GSUdfU05EX1NFUV9NSURJX0VNVUw9bQpDT05GSUdfU05E X1NFUV9WSVJNSURJPW0KQ09ORklHX1NORF9NUFU0MDFfVUFSVD1tCkNPTkZJR19TTkRfT1BMM19M SUI9bQpDT05GSUdfU05EX09QTDNfTElCX1NFUT1tCkNPTkZJR19TTkRfVlhfTElCPW0KQ09ORklH X1NORF9BQzk3X0NPREVDPW0KQ09ORklHX1NORF9EUklWRVJTPXkKQ09ORklHX1NORF9QQ1NQPW0K Q09ORklHX1NORF9EVU1NWT1tCkNPTkZJR19TTkRfQUxPT1A9bQpDT05GSUdfU05EX1ZJUk1JREk9 bQpDT05GSUdfU05EX01UUEFWPW0KIyBDT05GSUdfU05EX01UUzY0IGlzIG5vdCBzZXQKIyBDT05G SUdfU05EX1NFUklBTF9VMTY1NTAgaXMgbm90IHNldApDT05GSUdfU05EX01QVTQwMT1tCiMgQ09O RklHX1NORF9QT1JUTUFOMlg0IGlzIG5vdCBzZXQKQ09ORklHX1NORF9BQzk3X1BPV0VSX1NBVkU9 eQpDT05GSUdfU05EX0FDOTdfUE9XRVJfU0FWRV9ERUZBVUxUPTUKQ09ORklHX1NORF9QQ0k9eQpD T05GSUdfU05EX0FEMTg4OT1tCiMgQ09ORklHX1NORF9BTFMzMDAgaXMgbm90IHNldAojIENPTkZJ R19TTkRfQUxTNDAwMCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfQUxJNTQ1MT1tCkNPTkZJR19TTkRf QVNJSFBJPW0KQ09ORklHX1NORF9BVElJWFA9bQpDT05GSUdfU05EX0FUSUlYUF9NT0RFTT1tCkNP TkZJR19TTkRfQVU4ODEwPW0KQ09ORklHX1NORF9BVTg4MjA9bQpDT05GSUdfU05EX0FVODgzMD1t CiMgQ09ORklHX1NORF9BVzIgaXMgbm90IHNldAojIENPTkZJR19TTkRfQVpUMzMyOCBpcyBub3Qg c2V0CkNPTkZJR19TTkRfQlQ4N1g9bQojIENPTkZJR19TTkRfQlQ4N1hfT1ZFUkNMT0NLIGlzIG5v dCBzZXQKQ09ORklHX1NORF9DQTAxMDY9bQpDT05GSUdfU05EX0NNSVBDST1tCkNPTkZJR19TTkRf T1hZR0VOX0xJQj1tCkNPTkZJR19TTkRfT1hZR0VOPW0KIyBDT05GSUdfU05EX0NTNDI4MSBpcyBu b3Qgc2V0CkNPTkZJR19TTkRfQ1M0NlhYPW0KQ09ORklHX1NORF9DUzQ2WFhfTkVXX0RTUD15CkNP TkZJR19TTkRfQ1RYRkk9bQpDT05GSUdfU05EX0RBUkxBMjA9bQpDT05GSUdfU05EX0dJTkEyMD1t CkNPTkZJR19TTkRfTEFZTEEyMD1tCkNPTkZJR19TTkRfREFSTEEyND1tCkNPTkZJR19TTkRfR0lO QTI0PW0KQ09ORklHX1NORF9MQVlMQTI0PW0KQ09ORklHX1NORF9NT05BPW0KQ09ORklHX1NORF9N SUE9bQpDT05GSUdfU05EX0VDSE8zRz1tCkNPTkZJR19TTkRfSU5ESUdPPW0KQ09ORklHX1NORF9J TkRJR09JTz1tCkNPTkZJR19TTkRfSU5ESUdPREo9bQpDT05GSUdfU05EX0lORElHT0lPWD1tCkNP TkZJR19TTkRfSU5ESUdPREpYPW0KQ09ORklHX1NORF9FTVUxMEsxPW0KQ09ORklHX1NORF9FTVUx MEsxX1NFUT1tCkNPTkZJR19TTkRfRU1VMTBLMVg9bQpDT05GSUdfU05EX0VOUzEzNzA9bQpDT05G SUdfU05EX0VOUzEzNzE9bQojIENPTkZJR19TTkRfRVMxOTM4IGlzIG5vdCBzZXQKQ09ORklHX1NO RF9FUzE5Njg9bQpDT05GSUdfU05EX0VTMTk2OF9JTlBVVD15CkNPTkZJR19TTkRfRVMxOTY4X1JB RElPPXkKIyBDT05GSUdfU05EX0ZNODAxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9IRFNQPW0KQ09O RklHX1NORF9IRFNQTT1tCkNPTkZJR19TTkRfSUNFMTcxMj1tCkNPTkZJR19TTkRfSUNFMTcyND1t CkNPTkZJR19TTkRfSU5URUw4WDA9bQpDT05GSUdfU05EX0lOVEVMOFgwTT1tCkNPTkZJR19TTkRf S09SRzEyMTI9bQpDT05GSUdfU05EX0xPTEE9bQpDT05GSUdfU05EX0xYNjQ2NEVTPW0KQ09ORklH X1NORF9NQUVTVFJPMz1tCkNPTkZJR19TTkRfTUFFU1RSTzNfSU5QVVQ9eQpDT05GSUdfU05EX01J WEFSVD1tCiMgQ09ORklHX1NORF9OTTI1NiBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUENYSFI9bQoj IENPTkZJR19TTkRfUklQVElERSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfUk1FMzI9bQpDT05GSUdf U05EX1JNRTk2PW0KQ09ORklHX1NORF9STUU5NjUyPW0KIyBDT05GSUdfU05EX1NPTklDVklCRVMg aXMgbm90IHNldApDT05GSUdfU05EX1RSSURFTlQ9bQpDT05GSUdfU05EX1ZJQTgyWFg9bQpDT05G SUdfU05EX1ZJQTgyWFhfTU9ERU09bQpDT05GSUdfU05EX1ZJUlRVT1NPPW0KQ09ORklHX1NORF9W WDIyMj1tCiMgQ09ORklHX1NORF9ZTUZQQ0kgaXMgbm90IHNldAoKIwojIEhELUF1ZGlvCiMKQ09O RklHX1NORF9IREE9bQpDT05GSUdfU05EX0hEQV9JTlRFTD1tCkNPTkZJR19TTkRfSERBX0hXREVQ PXkKQ09ORklHX1NORF9IREFfUkVDT05GSUc9eQpDT05GSUdfU05EX0hEQV9JTlBVVF9CRUVQPXkK Q09ORklHX1NORF9IREFfSU5QVVRfQkVFUF9NT0RFPTAKQ09ORklHX1NORF9IREFfUEFUQ0hfTE9B REVSPXkKQ09ORklHX1NORF9IREFfQ09ERUNfUkVBTFRFSz1tCkNPTkZJR19TTkRfSERBX0NPREVD X0FOQUxPRz1tCkNPTkZJR19TTkRfSERBX0NPREVDX1NJR01BVEVMPW0KQ09ORklHX1NORF9IREFf Q09ERUNfVklBPW0KQ09ORklHX1NORF9IREFfQ09ERUNfSERNST1tCkNPTkZJR19TTkRfSERBX0NP REVDX0NJUlJVUz1tCkNPTkZJR19TTkRfSERBX0NPREVDX0NPTkVYQU5UPW0KQ09ORklHX1NORF9I REFfQ09ERUNfQ0EwMTEwPW0KQ09ORklHX1NORF9IREFfQ09ERUNfQ0EwMTMyPW0KQ09ORklHX1NO RF9IREFfQ09ERUNfQ0EwMTMyX0RTUD15CkNPTkZJR19TTkRfSERBX0NPREVDX0NNRURJQT1tCkNP TkZJR19TTkRfSERBX0NPREVDX1NJMzA1ND1tCkNPTkZJR19TTkRfSERBX0dFTkVSSUM9bQpDT05G SUdfU05EX0hEQV9QT1dFUl9TQVZFX0RFRkFVTFQ9MApDT05GSUdfU05EX0hEQV9DT1JFPW0KQ09O RklHX1NORF9IREFfRFNQX0xPQURFUj15CkNPTkZJR19TTkRfSERBX0NPTVBPTkVOVD15CkNPTkZJ R19TTkRfSERBX0k5MTU9eQpDT05GSUdfU05EX0hEQV9FWFRfQ09SRT1tCkNPTkZJR19TTkRfSERB X1BSRUFMTE9DX1NJWkU9NTEyCiMgQ09ORklHX1NORF9TUEkgaXMgbm90IHNldApDT05GSUdfU05E X1VTQj15CkNPTkZJR19TTkRfVVNCX0FVRElPPW0KQ09ORklHX1NORF9VU0JfVUExMDE9bQpDT05G SUdfU05EX1VTQl9VU1gyWT1tCkNPTkZJR19TTkRfVVNCX0NBSUFRPW0KQ09ORklHX1NORF9VU0Jf Q0FJQVFfSU5QVVQ9eQpDT05GSUdfU05EX1VTQl9VUzEyMkw9bQpDT05GSUdfU05EX1VTQl82RklS RT1tCkNPTkZJR19TTkRfVVNCX0hJRkFDRT1tCkNPTkZJR19TTkRfQkNEMjAwMD1tCkNPTkZJR19T TkRfVVNCX0xJTkU2PW0KQ09ORklHX1NORF9VU0JfUE9EPW0KQ09ORklHX1NORF9VU0JfUE9ESEQ9 bQpDT05GSUdfU05EX1VTQl9UT05FUE9SVD1tCkNPTkZJR19TTkRfVVNCX1ZBUklBWD1tCkNPTkZJ R19TTkRfRklSRVdJUkU9eQpDT05GSUdfU05EX0ZJUkVXSVJFX0xJQj1tCiMgQ09ORklHX1NORF9E SUNFIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX09YRlcgaXMgbm90IHNldApDT05GSUdfU05EX0lT SUdIVD1tCiMgQ09ORklHX1NORF9GSVJFV09SS1MgaXMgbm90IHNldAojIENPTkZJR19TTkRfQkVC T0IgaXMgbm90IHNldAojIENPTkZJR19TTkRfRklSRVdJUkVfRElHSTAwWCBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9GSVJFV0lSRV9UQVNDQU0gaXMgbm90IHNldAojIENPTkZJR19TTkRfRklSRVdJ UkVfTU9UVSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9GSVJFRkFDRSBpcyBub3Qgc2V0CkNPTkZJ R19TTkRfU09DPW0KQ09ORklHX1NORF9TT0NfQ09NUFJFU1M9eQpDT05GSUdfU05EX1NPQ19UT1BP TE9HWT15CkNPTkZJR19TTkRfU09DX0FDUEk9bQojIENPTkZJR19TTkRfU09DX0FNRF9BQ1AgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX0FNRF9BQ1AzeCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9BVE1FTF9TT0MgaXMgbm90IHNldAojIENPTkZJR19TTkRfREVTSUdOV0FSRV9JMlMgaXMgbm90 IHNldAoKIwojIFNvQyBBdWRpbyBmb3IgRnJlZXNjYWxlIENQVXMKIwoKIwojIENvbW1vbiBTb0Mg QXVkaW8gb3B0aW9ucyBmb3IgRnJlZXNjYWxlIENQVXM6CiMKIyBDT05GSUdfU05EX1NPQ19GU0xf QVNSQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX1NBSSBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfRlNMX1NTSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRlNMX1NQRElG IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19GU0xfRVNBSSBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfRlNMX01JQ0ZJTCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU1YX0FVRE1V WCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9JMlNfSEk2MjEwX0kyUyBpcyBub3Qgc2V0CiMgQ09O RklHX1NORF9TT0NfSU1HIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfU1NUX1RPUExF VkVMPXkKQ09ORklHX1NORF9TU1RfSVBDPW0KQ09ORklHX1NORF9TU1RfSVBDX0FDUEk9bQpDT05G SUdfU05EX1NPQ19JTlRFTF9TU1RfQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NTVD1tCkNP TkZJR19TTkRfU09DX0lOVEVMX1NTVF9GSVJNV0FSRT1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0hB U1dFTEw9bQpDT05GSUdfU05EX1NTVF9BVE9NX0hJRkkyX1BMQVRGT1JNPW0KIyBDT05GSUdfU05E X1NTVF9BVE9NX0hJRkkyX1BMQVRGT1JNX1BDSSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU1NUX0FU T01fSElGSTJfUExBVEZPUk1fQUNQST1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NLWUxBS0U9bQpD T05GSUdfU05EX1NPQ19JTlRFTF9TS0w9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9BUEw9bQpDT05G SUdfU05EX1NPQ19JTlRFTF9LQkw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9HTEs9bQpDT05GSUdf U05EX1NPQ19JTlRFTF9DTkw9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DRkw9bQpDT05GSUdfU05E X1NPQ19JTlRFTF9TS1lMQUtFX0ZBTUlMWT1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NLWUxBS0Vf U1NQX0NMSz1tCiMgQ09ORklHX1NORF9TT0NfSU5URUxfU0tZTEFLRV9IREFVRElPX0NPREVDIGlz IG5vdCBzZXQKQ09ORklHX1NORF9TT0NfSU5URUxfU0tZTEFLRV9DT01NT049bQpDT05GSUdfU05E X1NPQ19BQ1BJX0lOVEVMX01BVENIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfTUFDSD15CkNPTkZJ R19TTkRfU09DX0lOVEVMX0hBU1dFTExfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JEV19S VDU2NzdfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0JST0FEV0VMTF9NQUNIPW0KQ09ORklH X1NORF9TT0NfSU5URUxfQllUQ1JfUlQ1NjQwX01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9C WVRDUl9SVDU2NTFfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX0NIVF9CU1dfUlQ1NjcyX01B Q0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9DSFRfQlNXX1JUNTY0NV9NQUNIPW0KQ09ORklHX1NO RF9TT0NfSU5URUxfQ0hUX0JTV19NQVg5ODA5MF9USV9NQUNIPW0KIyBDT05GSUdfU05EX1NPQ19J TlRFTF9DSFRfQlNXX05BVTg4MjRfTUFDSCBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX0lOVEVM X0JZVF9DSFRfREE3MjEzX01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9CWVRfQ0hUX0VTODMx Nl9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQllUX0NIVF9OT0NPREVDX01BQ0g9bQpDT05G SUdfU05EX1NPQ19JTlRFTF9TS0xfUlQyODZfTUFDSD1tCkNPTkZJR19TTkRfU09DX0lOVEVMX1NL TF9OQVU4OEwyNV9TU000NTY3X01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9TS0xfTkFVODhM MjVfTUFYOTgzNTdBX01BQ0g9bQpDT05GSUdfU05EX1NPQ19JTlRFTF9CWFRfREE3MjE5X01BWDk4 MzU3QV9NQUNIPW0KQ09ORklHX1NORF9TT0NfSU5URUxfQlhUX1JUMjk4X01BQ0g9bQpDT05GSUdf U05EX1NPQ19JTlRFTF9LQkxfUlQ1NjYzX01BWDk4OTI3X01BQ0g9bQpDT05GSUdfU05EX1NPQ19J TlRFTF9LQkxfUlQ1NjYzX1JUNTUxNF9NQVg5ODkyN19NQUNIPW0KIyBDT05GSUdfU05EX1NPQ19J TlRFTF9LQkxfREE3MjE5X01BWDk4MzU3QV9NQUNIIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19JTlRFTF9LQkxfREE3MjE5X01BWDk4OTI3X01BQ0ggaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX0lOVEVMX0tCTF9SVDU2NjBfTUFDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfSU5U RUxfR0xLX1JUNTY4Ml9NQVg5ODM1N0FfTUFDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf TVRLX0JUQ1ZTRCBpcyBub3Qgc2V0CgojCiMgU1RNaWNyb2VsZWN0cm9uaWNzIFNUTTMyIFNPQyBh dWRpbyBzdXBwb3J0CiMKIyBDT05GSUdfU05EX1NPQ19YSUxJTlhfSTJTIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19YSUxJTlhfQVVESU9fRk9STUFUVEVSIGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NPQ19YSUxJTlhfU1BESUYgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1hURlBHQV9J MlMgaXMgbm90IHNldAojIENPTkZJR19aWF9URE0gaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19J MkNfQU5EX1NQST1tCgojCiMgQ09ERUMgZHJpdmVycwojCiMgQ09ORklHX1NORF9TT0NfQUM5N19D T0RFQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQURBVTE3MDEgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX0FEQVUxNzYxX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQURB VTE3NjFfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BREFVNzAwMiBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfQUs0MTA0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzQx MTggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0FLNDQ1OCBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfQUs0NTU0IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzQ2MTMgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX0FLNDY0MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf QUs1Mzg2IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19BSzU1NTggaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX0FMQzU2MjMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0JEMjg2MjMg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0JUX1NDTyBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfQ1MzNUwzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzMyBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf Q1MzNUwzNSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1MzNUwzNiBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfQ1M0Mkw0MiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0Mkw1 MV9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJMNTIgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX0NTNDJMNTYgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDJMNzMg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNDI2NSBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfQ1M0MjcwIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyNzFfSTJDIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19DUzQyNzFfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E X1NPQ19DUzQyWFg4X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0MzEzMCBpcyBu b3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfQ1M0MzQxIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19DUzQzNDkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX0NTNTNMMzAgaXMgbm90IHNldApD T05GSUdfU05EX1NPQ19EQTcyMTM9bQpDT05GSUdfU05EX1NPQ19EQTcyMTk9bQpDT05GSUdfU05E X1NPQ19ETUlDPW0KIyBDT05GSUdfU05EX1NPQ19FUzcxMzQgaXMgbm90IHNldAojIENPTkZJR19T TkRfU09DX0VTNzI0MSBpcyBub3Qgc2V0CkNPTkZJR19TTkRfU09DX0VTODMxNj1tCiMgQ09ORklH X1NORF9TT0NfRVM4MzI4X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfRVM4MzI4X1NQ SSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfR1RNNjAxIGlzIG5vdCBzZXQKQ09ORklHX1NO RF9TT0NfSERBQ19IRE1JPW0KIyBDT05GSUdfU05EX1NPQ19JTk5PX1JLMzAzNiBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfTUFYOTgwODggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19NQVg5 ODA5MD1tCkNPTkZJR19TTkRfU09DX01BWDk4MzU3QT1tCiMgQ09ORklHX1NORF9TT0NfTUFYOTg1 MDQgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01BWDk4NjcgaXMgbm90IHNldApDT05GSUdf U05EX1NPQ19NQVg5ODkyNz1tCiMgQ09ORklHX1NORF9TT0NfTUFYOTgzNzMgaXMgbm90IHNldAoj IENPTkZJR19TTkRfU09DX01BWDk4NjAgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01TTTg5 MTZfV0NEX0RJR0lUQUwgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE2ODEgaXMgbm90 IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE3ODlfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E X1NPQ19QQ00xNzlYX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNMTc5WF9TUEkg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTE4NlhfSTJDIGlzIG5vdCBzZXQKIyBDT05G SUdfU05EX1NPQ19QQ00xODZYX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNMzA2 MF9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTMwNjBfU1BJIGlzIG5vdCBzZXQK IyBDT05GSUdfU05EX1NPQ19QQ00zMTY4QV9JMkMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X1BDTTMxNjhBX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUENNNTEyeF9JMkMgaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX1BDTTUxMnhfU1BJIGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NPQ19SSzMzMjggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19STDYyMzE9bQpDT05GSUdf U05EX1NPQ19STDYzNDdBPW0KQ09ORklHX1NORF9TT0NfUlQyODY9bQpDT05GSUdfU05EX1NPQ19S VDI5OD1tCkNPTkZJR19TTkRfU09DX1JUNTUxND1tCkNPTkZJR19TTkRfU09DX1JUNTUxNF9TUEk9 bQojIENPTkZJR19TTkRfU09DX1JUNTYxNiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfUlQ1 NjMxIGlzIG5vdCBzZXQKQ09ORklHX1NORF9TT0NfUlQ1NjQwPW0KQ09ORklHX1NORF9TT0NfUlQ1 NjQ1PW0KQ09ORklHX1NORF9TT0NfUlQ1NjUxPW0KQ09ORklHX1NORF9TT0NfUlQ1NjYzPW0KQ09O RklHX1NORF9TT0NfUlQ1NjcwPW0KQ09ORklHX1NORF9TT0NfUlQ1Njc3PW0KQ09ORklHX1NORF9T T0NfUlQ1Njc3X1NQST1tCiMgQ09ORklHX1NORF9TT0NfU0dUTDUwMDAgaXMgbm90IHNldAojIENP TkZJR19TTkRfU09DX1NJTVBMRV9BTVBMSUZJRVIgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X1NJUkZfQVVESU9fQ09ERUMgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NQRElGIGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19TU00yMzA1IGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NP Q19TU00yNjAyX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfU1NNMjYwMl9JMkMgaXMg bm90IHNldApDT05GSUdfU05EX1NPQ19TU000NTY3PW0KIyBDT05GSUdfU05EX1NPQ19TVEEzMlgg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1NUQTM1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfU1RJX1NBUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTMjU1MiBpcyBub3Qg c2V0CiMgQ09ORklHX1NORF9TT0NfVEFTNTA4NiBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0Nf VEFTNTcxWCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEFTNTcyMCBpcyBub3Qgc2V0CiMg Q09ORklHX1NORF9TT0NfVEFTNjQyNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVERBNzQx OSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfVEZBOTg3OSBpcyBub3Qgc2V0CiMgQ09ORklH X1NORF9TT0NfVExWMzIwQUlDMjNfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19UTFYz MjBBSUMyM19TUEkgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJQzMxWFggaXMg bm90IHNldAojIENPTkZJR19TTkRfU09DX1RMVjMyMEFJQzMyWDRfSTJDIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19UTFYzMjBBSUMzMlg0X1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9T T0NfVExWMzIwQUlDM1ggaXMgbm90IHNldApDT05GSUdfU05EX1NPQ19UUzNBMjI3RT1tCiMgQ09O RklHX1NORF9TT0NfVFNDUzQyWFggaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1RTQ1M0NTQg aXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODUxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NO RF9TT0NfV004NTIzIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg1MjQgaXMgbm90IHNl dAojIENPTkZJR19TTkRfU09DX1dNODU4MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004 NzExIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3MjggaXMgbm90IHNldAojIENPTkZJ R19TTkRfU09DX1dNODczMSBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NzM3IGlzIG5v dCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg3NDEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09D X1dNODc1MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NzUzIGlzIG5vdCBzZXQKIyBD T05GSUdfU05EX1NPQ19XTTg3NzAgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODc3NiBp cyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004NzgyIGlzIG5vdCBzZXQKIyBDT05GSUdfU05E X1NPQ19XTTg4MDRfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg4MDRfU1BJIGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19XTTg5MDMgaXMgbm90IHNldAojIENPTkZJR19TTkRf U09DX1dNODkwNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004OTYwIGlzIG5vdCBzZXQK IyBDT05GSUdfU05EX1NPQ19XTTg5NjIgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1dNODk3 NCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfV004OTc4IGlzIG5vdCBzZXQKIyBDT05GSUdf U05EX1NPQ19XTTg5ODUgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX1pYX0FVRDk2UDIyIGlz IG5vdCBzZXQKIyBDT05GSUdfU05EX1NPQ19NQVg5NzU5IGlzIG5vdCBzZXQKIyBDT05GSUdfU05E X1NPQ19NVDYzNTEgaXMgbm90IHNldAojIENPTkZJR19TTkRfU09DX01UNjM1OCBpcyBub3Qgc2V0 CiMgQ09ORklHX1NORF9TT0NfTkFVODU0MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTkFV ODgxMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NORF9TT0NfTkFVODgyMiBpcyBub3Qgc2V0CkNPTkZJ R19TTkRfU09DX05BVTg4MjQ9bQpDT05GSUdfU05EX1NPQ19OQVU4ODI1PW0KIyBDT05GSUdfU05E X1NPQ19UUEE2MTMwQTIgaXMgbm90IHNldAojIENPTkZJR19TTkRfU0lNUExFX0NBUkQgaXMgbm90 IHNldApDT05GSUdfU05EX1g4Nj15CkNPTkZJR19IRE1JX0xQRV9BVURJTz1tCkNPTkZJR19TTkRf U1lOVEhfRU1VWD1tCiMgQ09ORklHX1NORF9YRU5fRlJPTlRFTkQgaXMgbm90IHNldApDT05GSUdf QUM5N19CVVM9bQoKIwojIEhJRCBzdXBwb3J0CiMKQ09ORklHX0hJRD15CkNPTkZJR19ISURfQkFU VEVSWV9TVFJFTkdUSD15CkNPTkZJR19ISURSQVc9eQpDT05GSUdfVUhJRD1tCkNPTkZJR19ISURf R0VORVJJQz15CgojCiMgU3BlY2lhbCBISUQgZHJpdmVycwojCkNPTkZJR19ISURfQTRURUNIPXkK IyBDT05GSUdfSElEX0FDQ1VUT1VDSCBpcyBub3Qgc2V0CkNPTkZJR19ISURfQUNSVVg9bQojIENP TkZJR19ISURfQUNSVVhfRkYgaXMgbm90IHNldApDT05GSUdfSElEX0FQUExFPXkKQ09ORklHX0hJ RF9BUFBMRUlSPW0KIyBDT05GSUdfSElEX0FTVVMgaXMgbm90IHNldApDT05GSUdfSElEX0FVUkVB TD1tCkNPTkZJR19ISURfQkVMS0lOPXkKIyBDT05GSUdfSElEX0JFVE9QX0ZGIGlzIG5vdCBzZXQK IyBDT05GSUdfSElEX0JJR0JFTl9GRiBpcyBub3Qgc2V0CkNPTkZJR19ISURfQ0hFUlJZPXkKQ09O RklHX0hJRF9DSElDT05ZPXkKIyBDT05GSUdfSElEX0NPUlNBSVIgaXMgbm90IHNldAojIENPTkZJ R19ISURfQ09VR0FSIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9QUk9ESUtFWVM9bQojIENPTkZJR19I SURfQ01FRElBIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX0NQMjExMiBpcyBub3Qgc2V0CkNPTkZJ R19ISURfQ1lQUkVTUz15CkNPTkZJR19ISURfRFJBR09OUklTRT1tCiMgQ09ORklHX0RSQUdPTlJJ U0VfRkYgaXMgbm90IHNldAojIENPTkZJR19ISURfRU1TX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdf SElEX0VMQU4gaXMgbm90IHNldApDT05GSUdfSElEX0VMRUNPTT1tCiMgQ09ORklHX0hJRF9FTE8g aXMgbm90IHNldApDT05GSUdfSElEX0VaS0VZPXkKIyBDT05GSUdfSElEX0dFTUJJUkQgaXMgbm90 IHNldAojIENPTkZJR19ISURfR0ZSTSBpcyBub3Qgc2V0CkNPTkZJR19ISURfSE9MVEVLPW0KIyBD T05GSUdfSE9MVEVLX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX0dUNjgzUiBpcyBub3Qgc2V0 CkNPTkZJR19ISURfS0VZVE9VQ0g9bQpDT05GSUdfSElEX0tZRT1tCkNPTkZJR19ISURfVUNMT0dJ Qz1tCkNPTkZJR19ISURfV0FMVE9QPW0KIyBDT05GSUdfSElEX1ZJRVdTT05JQyBpcyBub3Qgc2V0 CkNPTkZJR19ISURfR1lSQVRJT049bQpDT05GSUdfSElEX0lDQURFPW0KQ09ORklHX0hJRF9JVEU9 eQojIENPTkZJR19ISURfSkFCUkEgaXMgbm90IHNldApDT05GSUdfSElEX1RXSU5IQU49bQpDT05G SUdfSElEX0tFTlNJTkdUT049eQpDT05GSUdfSElEX0xDUE9XRVI9bQpDT05GSUdfSElEX0xFRD1t CiMgQ09ORklHX0hJRF9MRU5PVk8gaXMgbm90IHNldApDT05GSUdfSElEX0xPR0lURUNIPXkKQ09O RklHX0hJRF9MT0dJVEVDSF9ESj1tCkNPTkZJR19ISURfTE9HSVRFQ0hfSElEUFA9bQojIENPTkZJ R19MT0dJVEVDSF9GRiBpcyBub3Qgc2V0CiMgQ09ORklHX0xPR0lSVU1CTEVQQUQyX0ZGIGlzIG5v dCBzZXQKIyBDT05GSUdfTE9HSUc5NDBfRkYgaXMgbm90IHNldAojIENPTkZJR19MT0dJV0hFRUxT X0ZGIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9NQUdJQ01PVVNFPXkKIyBDT05GSUdfSElEX01BTFRS T04gaXMgbm90IHNldAojIENPTkZJR19ISURfTUFZRkxBU0ggaXMgbm90IHNldApDT05GSUdfSElE X1JFRFJBR09OPXkKQ09ORklHX0hJRF9NSUNST1NPRlQ9eQpDT05GSUdfSElEX01PTlRFUkVZPXkK Q09ORklHX0hJRF9NVUxUSVRPVUNIPW0KIyBDT05GSUdfSElEX05USSBpcyBub3Qgc2V0CkNPTkZJ R19ISURfTlRSSUc9eQpDT05GSUdfSElEX09SVEVLPW0KQ09ORklHX0hJRF9QQU5USEVSTE9SRD1t CiMgQ09ORklHX1BBTlRIRVJMT1JEX0ZGIGlzIG5vdCBzZXQKIyBDT05GSUdfSElEX1BFTk1PVU5U IGlzIG5vdCBzZXQKQ09ORklHX0hJRF9QRVRBTFlOWD1tCkNPTkZJR19ISURfUElDT0xDRD1tCkNP TkZJR19ISURfUElDT0xDRF9GQj15CkNPTkZJR19ISURfUElDT0xDRF9CQUNLTElHSFQ9eQpDT05G SUdfSElEX1BJQ09MQ0RfTENEPXkKQ09ORklHX0hJRF9QSUNPTENEX0xFRFM9eQpDT05GSUdfSElE X1BJQ09MQ0RfQ0lSPXkKQ09ORklHX0hJRF9QTEFOVFJPTklDUz15CkNPTkZJR19ISURfUFJJTUFY PW0KIyBDT05GSUdfSElEX1JFVFJPREUgaXMgbm90IHNldApDT05GSUdfSElEX1JPQ0NBVD1tCkNP TkZJR19ISURfU0FJVEVLPW0KQ09ORklHX0hJRF9TQU1TVU5HPW0KQ09ORklHX0hJRF9TT05ZPW0K IyBDT05GSUdfU09OWV9GRiBpcyBub3Qgc2V0CkNPTkZJR19ISURfU1BFRURMSU5LPW0KIyBDT05G SUdfSElEX1NURUFNIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TVEVFTFNFUklFUz1tCkNPTkZJR19I SURfU1VOUExVUz1tCkNPTkZJR19ISURfUk1JPW0KQ09ORklHX0hJRF9HUkVFTkFTSUE9bQojIENP TkZJR19HUkVFTkFTSUFfRkYgaXMgbm90IHNldApDT05GSUdfSElEX0hZUEVSVl9NT1VTRT1tCkNP TkZJR19ISURfU01BUlRKT1lQTFVTPW0KIyBDT05GSUdfU01BUlRKT1lQTFVTX0ZGIGlzIG5vdCBz ZXQKQ09ORklHX0hJRF9USVZPPW0KQ09ORklHX0hJRF9UT1BTRUVEPW0KQ09ORklHX0hJRF9USElO R009bQpDT05GSUdfSElEX1RIUlVTVE1BU1RFUj1tCiMgQ09ORklHX1RIUlVTVE1BU1RFUl9GRiBp cyBub3Qgc2V0CiMgQ09ORklHX0hJRF9VRFJBV19QUzMgaXMgbm90IHNldApDT05GSUdfSElEX1dB Q09NPW0KQ09ORklHX0hJRF9XSUlNT1RFPW0KIyBDT05GSUdfSElEX1hJTk1PIGlzIG5vdCBzZXQK Q09ORklHX0hJRF9aRVJPUExVUz1tCiMgQ09ORklHX1pFUk9QTFVTX0ZGIGlzIG5vdCBzZXQKQ09O RklHX0hJRF9aWURBQ1JPTj1tCkNPTkZJR19ISURfU0VOU09SX0hVQj1tCkNPTkZJR19ISURfU0VO U09SX0NVU1RPTV9TRU5TT1I9bQpDT05GSUdfSElEX0FMUFM9bQoKIwojIFVTQiBISUQgc3VwcG9y dAojCkNPTkZJR19VU0JfSElEPXkKQ09ORklHX0hJRF9QSUQ9eQpDT05GSUdfVVNCX0hJRERFVj15 CgojCiMgSTJDIEhJRCBzdXBwb3J0CiMKQ09ORklHX0kyQ19ISUQ9bQoKIwojIEludGVsIElTSCBI SUQgc3VwcG9ydAojCkNPTkZJR19JTlRFTF9JU0hfSElEPXkKQ09ORklHX1VTQl9PSENJX0xJVFRM RV9FTkRJQU49eQpDT05GSUdfVVNCX1NVUFBPUlQ9eQpDT05GSUdfVVNCX0NPTU1PTj15CkNPTkZJ R19VU0JfQVJDSF9IQVNfSENEPXkKQ09ORklHX1VTQj15CkNPTkZJR19VU0JfUENJPXkKQ09ORklH X1VTQl9BTk5PVU5DRV9ORVdfREVWSUNFUz15CgojCiMgTWlzY2VsbGFuZW91cyBVU0Igb3B0aW9u cwojCkNPTkZJR19VU0JfREVGQVVMVF9QRVJTSVNUPXkKIyBDT05GSUdfVVNCX0RZTkFNSUNfTUlO T1JTIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX09URyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9P VEdfV0hJVEVMSVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX09UR19CTEFDS0xJU1RfSFVCIGlz IG5vdCBzZXQKQ09ORklHX1VTQl9MRURTX1RSSUdHRVJfVVNCUE9SVD1tCkNPTkZJR19VU0JfQVVU T1NVU1BFTkRfREVMQVk9MgpDT05GSUdfVVNCX01PTj15CkNPTkZJR19VU0JfV1VTQj1tCkNPTkZJ R19VU0JfV1VTQl9DQkFGPW0KIyBDT05GSUdfVVNCX1dVU0JfQ0JBRl9ERUJVRyBpcyBub3Qgc2V0 CgojCiMgVVNCIEhvc3QgQ29udHJvbGxlciBEcml2ZXJzCiMKIyBDT05GSUdfVVNCX0M2N1gwMF9I Q0QgaXMgbm90IHNldApDT05GSUdfVVNCX1hIQ0lfSENEPXkKIyBDT05GSUdfVVNCX1hIQ0lfREJH Q0FQIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9YSENJX1BDST15CiMgQ09ORklHX1VTQl9YSENJX1BM QVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9FSENJX0hDRD15CkNPTkZJR19VU0JfRUhDSV9S T09UX0hVQl9UVD15CkNPTkZJR19VU0JfRUhDSV9UVF9ORVdTQ0hFRD15CkNPTkZJR19VU0JfRUhD SV9QQ0k9eQojIENPTkZJR19VU0JfRUhDSV9GU0wgaXMgbm90IHNldAojIENPTkZJR19VU0JfRUhD SV9IQ0RfUExBVEZPUk0gaXMgbm90IHNldAojIENPTkZJR19VU0JfT1hVMjEwSFBfSENEIGlzIG5v dCBzZXQKIyBDT05GSUdfVVNCX0lTUDExNlhfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0ZP VEcyMTBfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX01BWDM0MjFfSENEIGlzIG5vdCBzZXQK Q09ORklHX1VTQl9PSENJX0hDRD15CkNPTkZJR19VU0JfT0hDSV9IQ0RfUENJPXkKIyBDT05GSUdf VVNCX09IQ0lfSENEX1BMQVRGT1JNIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9VSENJX0hDRD15CiMg Q09ORklHX1VTQl9VMTMyX0hDRCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9TTDgxMV9IQ0QgaXMg bm90IHNldAojIENPTkZJR19VU0JfUjhBNjY1OTdfSENEIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNC X1dIQ0lfSENEIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9IV0FfSENEPW0KIyBDT05GSUdfVVNCX0hD RF9CQ01BIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0hDRF9TU0IgaXMgbm90IHNldAojIENPTkZJ R19VU0JfSENEX1RFU1RfTU9ERSBpcyBub3Qgc2V0CgojCiMgVVNCIERldmljZSBDbGFzcyBkcml2 ZXJzCiMKQ09ORklHX1VTQl9BQ009bQpDT05GSUdfVVNCX1BSSU5URVI9bQpDT05GSUdfVVNCX1dE TT1tCkNPTkZJR19VU0JfVE1DPW0KCiMKIyBOT1RFOiBVU0JfU1RPUkFHRSBkZXBlbmRzIG9uIFND U0kgYnV0IEJMS19ERVZfU0QgbWF5CiMKCiMKIyBhbHNvIGJlIG5lZWRlZDsgc2VlIFVTQl9TVE9S QUdFIEhlbHAgZm9yIG1vcmUgaW5mbwojCkNPTkZJR19VU0JfU1RPUkFHRT1tCiMgQ09ORklHX1VT Ql9TVE9SQUdFX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9TVE9SQUdFX1JFQUxURUs9bQpD T05GSUdfUkVBTFRFS19BVVRPUE09eQpDT05GSUdfVVNCX1NUT1JBR0VfREFUQUZBQj1tCkNPTkZJ R19VU0JfU1RPUkFHRV9GUkVFQ09NPW0KQ09ORklHX1VTQl9TVE9SQUdFX0lTRDIwMD1tCkNPTkZJ R19VU0JfU1RPUkFHRV9VU0JBVD1tCkNPTkZJR19VU0JfU1RPUkFHRV9TRERSMDk9bQpDT05GSUdf VVNCX1NUT1JBR0VfU0REUjU1PW0KQ09ORklHX1VTQl9TVE9SQUdFX0pVTVBTSE9UPW0KQ09ORklH X1VTQl9TVE9SQUdFX0FMQVVEQT1tCkNPTkZJR19VU0JfU1RPUkFHRV9PTkVUT1VDSD1tCkNPTkZJ R19VU0JfU1RPUkFHRV9LQVJNQT1tCkNPTkZJR19VU0JfU1RPUkFHRV9DWVBSRVNTX0FUQUNCPW0K Q09ORklHX1VTQl9TVE9SQUdFX0VORV9VQjYyNTA9bQpDT05GSUdfVVNCX1VBUz1tCgojCiMgVVNC IEltYWdpbmcgZGV2aWNlcwojCkNPTkZJR19VU0JfTURDODAwPW0KQ09ORklHX1VTQl9NSUNST1RF Sz1tCkNPTkZJR19VU0JJUF9DT1JFPW0KIyBDT05GSUdfVVNCSVBfVkhDSV9IQ0QgaXMgbm90IHNl dAojIENPTkZJR19VU0JJUF9IT1NUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCSVBfREVCVUcgaXMg bm90IHNldAojIENPTkZJR19VU0JfTVVTQl9IRFJDIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0RX QzMgaXMgbm90IHNldAojIENPTkZJR19VU0JfRFdDMiBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9D SElQSURFQSBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9JU1AxNzYwIGlzIG5vdCBzZXQKCiMKIyBV U0IgcG9ydCBkcml2ZXJzCiMKQ09ORklHX1VTQl9VU1M3MjA9bQpDT05GSUdfVVNCX1NFUklBTD15 CkNPTkZJR19VU0JfU0VSSUFMX0NPTlNPTEU9eQpDT05GSUdfVVNCX1NFUklBTF9HRU5FUklDPXkK IyBDT05GSUdfVVNCX1NFUklBTF9TSU1QTEUgaXMgbm90IHNldApDT05GSUdfVVNCX1NFUklBTF9B SVJDQUJMRT1tCkNPTkZJR19VU0JfU0VSSUFMX0FSSzMxMTY9bQpDT05GSUdfVVNCX1NFUklBTF9C RUxLSU49bQpDT05GSUdfVVNCX1NFUklBTF9DSDM0MT1tCkNPTkZJR19VU0JfU0VSSUFMX1dISVRF SEVBVD1tCkNPTkZJR19VU0JfU0VSSUFMX0RJR0lfQUNDRUxFUE9SVD1tCkNPTkZJR19VU0JfU0VS SUFMX0NQMjEwWD1tCkNPTkZJR19VU0JfU0VSSUFMX0NZUFJFU1NfTTg9bQpDT05GSUdfVVNCX1NF UklBTF9FTVBFRz1tCkNPTkZJR19VU0JfU0VSSUFMX0ZURElfU0lPPW0KQ09ORklHX1VTQl9TRVJJ QUxfVklTT1I9bQpDT05GSUdfVVNCX1NFUklBTF9JUEFRPW0KQ09ORklHX1VTQl9TRVJJQUxfSVI9 bQpDT05GSUdfVVNCX1NFUklBTF9FREdFUE9SVD1tCkNPTkZJR19VU0JfU0VSSUFMX0VER0VQT1JU X1RJPW0KIyBDT05GSUdfVVNCX1NFUklBTF9GODEyMzIgaXMgbm90IHNldAojIENPTkZJR19VU0Jf U0VSSUFMX0Y4MTUzWCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0dBUk1JTj1tCkNPTkZJ R19VU0JfU0VSSUFMX0lQVz1tCkNPTkZJR19VU0JfU0VSSUFMX0lVVT1tCkNPTkZJR19VU0JfU0VS SUFMX0tFWVNQQU5fUERBPW0KQ09ORklHX1VTQl9TRVJJQUxfS0VZU1BBTj1tCkNPTkZJR19VU0Jf U0VSSUFMX0tMU0k9bQpDT05GSUdfVVNCX1NFUklBTF9LT0JJTF9TQ1Q9bQpDT05GSUdfVVNCX1NF UklBTF9NQ1RfVTIzMj1tCiMgQ09ORklHX1VTQl9TRVJJQUxfTUVUUk8gaXMgbm90IHNldApDT05G SUdfVVNCX1NFUklBTF9NT1M3NzIwPW0KQ09ORklHX1VTQl9TRVJJQUxfTU9TNzcxNV9QQVJQT1JU PXkKQ09ORklHX1VTQl9TRVJJQUxfTU9TNzg0MD1tCiMgQ09ORklHX1VTQl9TRVJJQUxfTVhVUE9S VCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX05BVk1BTj1tCkNPTkZJR19VU0JfU0VSSUFM X1BMMjMwMz1tCkNPTkZJR19VU0JfU0VSSUFMX09USTY4NTg9bQpDT05GSUdfVVNCX1NFUklBTF9R Q0FVWD1tCkNPTkZJR19VU0JfU0VSSUFMX1FVQUxDT01NPW0KQ09ORklHX1VTQl9TRVJJQUxfU1BD UDhYNT1tCkNPTkZJR19VU0JfU0VSSUFMX1NBRkU9bQpDT05GSUdfVVNCX1NFUklBTF9TQUZFX1BB RERFRD15CkNPTkZJR19VU0JfU0VSSUFMX1NJRVJSQVdJUkVMRVNTPW0KQ09ORklHX1VTQl9TRVJJ QUxfU1lNQk9MPW0KIyBDT05GSUdfVVNCX1NFUklBTF9USSBpcyBub3Qgc2V0CkNPTkZJR19VU0Jf U0VSSUFMX0NZQkVSSkFDSz1tCkNPTkZJR19VU0JfU0VSSUFMX1hJUkNPTT1tCkNPTkZJR19VU0Jf U0VSSUFMX1dXQU49bQpDT05GSUdfVVNCX1NFUklBTF9PUFRJT049bQpDT05GSUdfVVNCX1NFUklB TF9PTU5JTkVUPW0KQ09ORklHX1VTQl9TRVJJQUxfT1BUSUNPTj1tCkNPTkZJR19VU0JfU0VSSUFM X1hTRU5TX01UPW0KIyBDT05GSUdfVVNCX1NFUklBTF9XSVNIQk9ORSBpcyBub3Qgc2V0CkNPTkZJ R19VU0JfU0VSSUFMX1NTVTEwMD1tCkNPTkZJR19VU0JfU0VSSUFMX1FUMj1tCiMgQ09ORklHX1VT Ql9TRVJJQUxfVVBENzhGMDczMCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfU0VSSUFMX0RFQlVHPW0K CiMKIyBVU0IgTWlzY2VsbGFuZW91cyBkcml2ZXJzCiMKQ09ORklHX1VTQl9FTUk2Mj1tCkNPTkZJ R19VU0JfRU1JMjY9bQpDT05GSUdfVVNCX0FEVVRVWD1tCkNPTkZJR19VU0JfU0VWU0VHPW0KIyBD T05GSUdfVVNCX1JJTzUwMCBpcyBub3Qgc2V0CkNPTkZJR19VU0JfTEVHT1RPV0VSPW0KQ09ORklH X1VTQl9MQ0Q9bQojIENPTkZJR19VU0JfQ1lQUkVTU19DWTdDNjMgaXMgbm90IHNldAojIENPTkZJ R19VU0JfQ1lUSEVSTSBpcyBub3Qgc2V0CkNPTkZJR19VU0JfSURNT1VTRT1tCkNPTkZJR19VU0Jf RlRESV9FTEFOPW0KQ09ORklHX1VTQl9BUFBMRURJU1BMQVk9bQpDT05GSUdfVVNCX1NJU1VTQlZH QT1tCkNPTkZJR19VU0JfU0lTVVNCVkdBX0NPTj15CkNPTkZJR19VU0JfTEQ9bQojIENPTkZJR19V U0JfVFJBTkNFVklCUkFUT1IgaXMgbm90IHNldApDT05GSUdfVVNCX0lPV0FSUklPUj1tCiMgQ09O RklHX1VTQl9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVVNCX0VIU0VUX1RFU1RfRklYVFVSRSBp cyBub3Qgc2V0CkNPTkZJR19VU0JfSVNJR0hURlc9bQojIENPTkZJR19VU0JfWVVSRVggaXMgbm90 IHNldApDT05GSUdfVVNCX0VaVVNCX0ZYMj1tCiMgQ09ORklHX1VTQl9IVUJfVVNCMjUxWEIgaXMg bm90IHNldApDT05GSUdfVVNCX0hTSUNfVVNCMzUwMz1tCiMgQ09ORklHX1VTQl9IU0lDX1VTQjQ2 MDQgaXMgbm90IHNldAojIENPTkZJR19VU0JfTElOS19MQVlFUl9URVNUIGlzIG5vdCBzZXQKIyBD T05GSUdfVVNCX0NIQU9TS0VZIGlzIG5vdCBzZXQKQ09ORklHX1VTQl9BVE09bQpDT05GSUdfVVNC X1NQRUVEVE9VQ0g9bQpDT05GSUdfVVNCX0NYQUNSVT1tCkNPTkZJR19VU0JfVUVBR0xFQVRNPW0K Q09ORklHX1VTQl9YVVNCQVRNPW0KCiMKIyBVU0IgUGh5c2ljYWwgTGF5ZXIgZHJpdmVycwojCiMg Q09ORklHX05PUF9VU0JfWENFSVYgaXMgbm90IHNldAojIENPTkZJR19VU0JfR1BJT19WQlVTIGlz IG5vdCBzZXQKIyBDT05GSUdfVVNCX0lTUDEzMDEgaXMgbm90IHNldAojIENPTkZJR19VU0JfR0FE R0VUIGlzIG5vdCBzZXQKQ09ORklHX1RZUEVDPXkKIyBDT05GSUdfVFlQRUNfVENQTSBpcyBub3Qg c2V0CkNPTkZJR19UWVBFQ19VQ1NJPXkKIyBDT05GSUdfVUNTSV9DQ0cgaXMgbm90IHNldApDT05G SUdfVUNTSV9BQ1BJPXkKIyBDT05GSUdfVFlQRUNfVFBTNjU5OFggaXMgbm90IHNldAoKIwojIFVT QiBUeXBlLUMgTXVsdGlwbGV4ZXIvRGVNdWx0aXBsZXhlciBTd2l0Y2ggc3VwcG9ydAojCiMgQ09O RklHX1RZUEVDX01VWF9QSTNVU0IzMDUzMiBpcyBub3Qgc2V0CgojCiMgVVNCIFR5cGUtQyBBbHRl cm5hdGUgTW9kZSBkcml2ZXJzCiMKIyBDT05GSUdfVFlQRUNfRFBfQUxUTU9ERSBpcyBub3Qgc2V0 CiMgQ09ORklHX1VTQl9ST0xFX1NXSVRDSCBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9MRURfVFJJ RyBpcyBub3Qgc2V0CiMgQ09ORklHX1VTQl9VTFBJX0JVUyBpcyBub3Qgc2V0CkNPTkZJR19VV0I9 bQpDT05GSUdfVVdCX0hXQT1tCkNPTkZJR19VV0JfV0hDST1tCkNPTkZJR19VV0JfSTE0ODBVPW0K Q09ORklHX01NQz1tCkNPTkZJR19NTUNfQkxPQ0s9bQpDT05GSUdfTU1DX0JMT0NLX01JTk9SUz04 CkNPTkZJR19TRElPX1VBUlQ9bQojIENPTkZJR19NTUNfVEVTVCBpcyBub3Qgc2V0CgojCiMgTU1D L1NEL1NESU8gSG9zdCBDb250cm9sbGVyIERyaXZlcnMKIwojIENPTkZJR19NTUNfREVCVUcgaXMg bm90IHNldApDT05GSUdfTU1DX1NESENJPW0KQ09ORklHX01NQ19TREhDSV9QQ0k9bQpDT05GSUdf TU1DX1JJQ09IX01NQz15CkNPTkZJR19NTUNfU0RIQ0lfQUNQST1tCkNPTkZJR19NTUNfU0RIQ0lf UExURk09bQojIENPTkZJR19NTUNfU0RIQ0lfRl9TREgzMCBpcyBub3Qgc2V0CiMgQ09ORklHX01N Q19XQlNEIGlzIG5vdCBzZXQKQ09ORklHX01NQ19USUZNX1NEPW0KIyBDT05GSUdfTU1DX1NQSSBp cyBub3Qgc2V0CkNPTkZJR19NTUNfQ0I3MTA9bQpDT05GSUdfTU1DX1ZJQV9TRE1NQz1tCkNPTkZJ R19NTUNfVlVCMzAwPW0KQ09ORklHX01NQ19VU0hDPW0KIyBDT05GSUdfTU1DX1VTREhJNlJPTDAg aXMgbm90IHNldApDT05GSUdfTU1DX0NRSENJPW0KIyBDT05GSUdfTU1DX1RPU0hJQkFfUENJIGlz IG5vdCBzZXQKIyBDT05GSUdfTU1DX01USyBpcyBub3Qgc2V0CiMgQ09ORklHX01NQ19TREhDSV9Y RU5PTiBpcyBub3Qgc2V0CkNPTkZJR19NRU1TVElDSz1tCiMgQ09ORklHX01FTVNUSUNLX0RFQlVH IGlzIG5vdCBzZXQKCiMKIyBNZW1vcnlTdGljayBkcml2ZXJzCiMKIyBDT05GSUdfTUVNU1RJQ0tf VU5TQUZFX1JFU1VNRSBpcyBub3Qgc2V0CkNPTkZJR19NU1BST19CTE9DSz1tCiMgQ09ORklHX01T X0JMT0NLIGlzIG5vdCBzZXQKCiMKIyBNZW1vcnlTdGljayBIb3N0IENvbnRyb2xsZXIgRHJpdmVy cwojCkNPTkZJR19NRU1TVElDS19USUZNX01TPW0KQ09ORklHX01FTVNUSUNLX0pNSUNST05fMzhY PW0KQ09ORklHX01FTVNUSUNLX1I1OTI9bQpDT05GSUdfTkVXX0xFRFM9eQpDT05GSUdfTEVEU19D TEFTUz15CiMgQ09ORklHX0xFRFNfQ0xBU1NfRkxBU0ggaXMgbm90IHNldAojIENPTkZJR19MRURT X0JSSUdIVE5FU1NfSFdfQ0hBTkdFRCBpcyBub3Qgc2V0CgojCiMgTEVEIGRyaXZlcnMKIwojIENP TkZJR19MRURTX0FQVSBpcyBub3Qgc2V0CkNPTkZJR19MRURTX0xNMzUzMD1tCiMgQ09ORklHX0xF RFNfTE0zNjQyIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19QQ0E5NTMyIGlzIG5vdCBzZXQKIyBD T05GSUdfTEVEU19HUElPIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfTFAzOTQ0PW0KIyBDT05GSUdf TEVEU19MUDM5NTIgaXMgbm90IHNldApDT05GSUdfTEVEU19MUDU1WFhfQ09NTU9OPW0KQ09ORklH X0xFRFNfTFA1NTIxPW0KQ09ORklHX0xFRFNfTFA1NTIzPW0KQ09ORklHX0xFRFNfTFA1NTYyPW0K IyBDT05GSUdfTEVEU19MUDg1MDEgaXMgbm90IHNldApDT05GSUdfTEVEU19DTEVWT19NQUlMPW0K IyBDT05GSUdfTEVEU19QQ0E5NTVYIGlzIG5vdCBzZXQKIyBDT05GSUdfTEVEU19QQ0E5NjNYIGlz IG5vdCBzZXQKIyBDT05GSUdfTEVEU19EQUMxMjRTMDg1IGlzIG5vdCBzZXQKIyBDT05GSUdfTEVE U19QV00gaXMgbm90IHNldAojIENPTkZJR19MRURTX0JEMjgwMiBpcyBub3Qgc2V0CkNPTkZJR19M RURTX0lOVEVMX1NTNDIwMD1tCkNPTkZJR19MRURTX0xUMzU5Mz1tCiMgQ09ORklHX0xFRFNfVENB NjUwNyBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVExDNTkxWFggaXMgbm90IHNldAojIENPTkZJ R19MRURTX0xNMzU1eCBpcyBub3Qgc2V0CgojCiMgTEVEIGRyaXZlciBmb3IgYmxpbmsoMSkgVVNC IFJHQiBMRUQgaXMgdW5kZXIgU3BlY2lhbCBISUQgZHJpdmVycyAoSElEX1RISU5HTSkKIwpDT05G SUdfTEVEU19CTElOS009bQojIENPTkZJR19MRURTX01MWENQTEQgaXMgbm90IHNldAojIENPTkZJ R19MRURTX01MWFJFRyBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNfVVNFUiBpcyBub3Qgc2V0CiMg Q09ORklHX0xFRFNfTklDNzhCWCBpcyBub3Qgc2V0CgojCiMgTEVEIFRyaWdnZXJzCiMKQ09ORklH X0xFRFNfVFJJR0dFUlM9eQpDT05GSUdfTEVEU19UUklHR0VSX1RJTUVSPW0KQ09ORklHX0xFRFNf VFJJR0dFUl9PTkVTSE9UPW0KIyBDT05GSUdfTEVEU19UUklHR0VSX0RJU0sgaXMgbm90IHNldAoj IENPTkZJR19MRURTX1RSSUdHRVJfTVREIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfVFJJR0dFUl9I RUFSVEJFQVQ9bQpDT05GSUdfTEVEU19UUklHR0VSX0JBQ0tMSUdIVD1tCiMgQ09ORklHX0xFRFNf VFJJR0dFUl9DUFUgaXMgbm90IHNldAojIENPTkZJR19MRURTX1RSSUdHRVJfQUNUSVZJVFkgaXMg bm90IHNldApDT05GSUdfTEVEU19UUklHR0VSX0dQSU89bQpDT05GSUdfTEVEU19UUklHR0VSX0RF RkFVTFRfT049bQoKIwojIGlwdGFibGVzIHRyaWdnZXIgaXMgdW5kZXIgTmV0ZmlsdGVyIGNvbmZp ZyAoTEVEIHRhcmdldCkKIwpDT05GSUdfTEVEU19UUklHR0VSX1RSQU5TSUVOVD1tCkNPTkZJR19M RURTX1RSSUdHRVJfQ0FNRVJBPW0KIyBDT05GSUdfTEVEU19UUklHR0VSX1BBTklDIGlzIG5vdCBz ZXQKIyBDT05GSUdfTEVEU19UUklHR0VSX05FVERFViBpcyBub3Qgc2V0CiMgQ09ORklHX0xFRFNf VFJJR0dFUl9QQVRURVJOIGlzIG5vdCBzZXQKQ09ORklHX0xFRFNfVFJJR0dFUl9BVURJTz1tCiMg Q09ORklHX0FDQ0VTU0lCSUxJVFkgaXMgbm90IHNldAojIENPTkZJR19JTkZJTklCQU5EIGlzIG5v dCBzZXQKQ09ORklHX0VEQUNfQVRPTUlDX1NDUlVCPXkKQ09ORklHX0VEQUNfU1VQUE9SVD15CkNP TkZJR19FREFDPXkKQ09ORklHX0VEQUNfTEVHQUNZX1NZU0ZTPXkKIyBDT05GSUdfRURBQ19ERUJV RyBpcyBub3Qgc2V0CkNPTkZJR19FREFDX0RFQ09ERV9NQ0U9bQpDT05GSUdfRURBQ19HSEVTPXkK Q09ORklHX0VEQUNfQU1ENjQ9bQojIENPTkZJR19FREFDX0FNRDY0X0VSUk9SX0lOSkVDVElPTiBp cyBub3Qgc2V0CkNPTkZJR19FREFDX0U3NTJYPW0KQ09ORklHX0VEQUNfSTgyOTc1WD1tCkNPTkZJ R19FREFDX0kzMDAwPW0KQ09ORklHX0VEQUNfSTMyMDA9bQpDT05GSUdfRURBQ19JRTMxMjAwPW0K Q09ORklHX0VEQUNfWDM4PW0KQ09ORklHX0VEQUNfSTU0MDA9bQpDT05GSUdfRURBQ19JN0NPUkU9 bQpDT05GSUdfRURBQ19JNTAwMD1tCkNPTkZJR19FREFDX0k1MTAwPW0KQ09ORklHX0VEQUNfSTcz MDA9bQpDT05GSUdfRURBQ19TQlJJREdFPW0KQ09ORklHX0VEQUNfU0tYPW0KIyBDT05GSUdfRURB Q19JMTBOTSBpcyBub3Qgc2V0CkNPTkZJR19FREFDX1BORDI9bQpDT05GSUdfUlRDX0xJQj15CkNP TkZJR19SVENfTUMxNDY4MThfTElCPXkKQ09ORklHX1JUQ19DTEFTUz15CkNPTkZJR19SVENfSENU T1NZUz15CkNPTkZJR19SVENfSENUT1NZU19ERVZJQ0U9InJ0YzAiCiMgQ09ORklHX1JUQ19TWVNU T0hDIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19O Vk1FTT15CgojCiMgUlRDIGludGVyZmFjZXMKIwpDT05GSUdfUlRDX0lOVEZfU1lTRlM9eQpDT05G SUdfUlRDX0lOVEZfUFJPQz15CkNPTkZJR19SVENfSU5URl9ERVY9eQojIENPTkZJR19SVENfSU5U Rl9ERVZfVUlFX0VNVUwgaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1RFU1QgaXMgbm90IHNl dAoKIwojIEkyQyBSVEMgZHJpdmVycwojCiMgQ09ORklHX1JUQ19EUlZfQUJCNVpFUzMgaXMgbm90 IHNldAojIENPTkZJR19SVENfRFJWX0FCRU9aOSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZf QUJYODBYIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19EUlZfRFMxMzA3PW0KIyBDT05GSUdfUlRDX0RS Vl9EUzEzMDdfQ0VOVFVSWSBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX0RTMTM3ND1tCiMgQ09O RklHX1JUQ19EUlZfRFMxMzc0X1dEVCBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX0RTMTY3Mj1t CkNPTkZJR19SVENfRFJWX01BWDY5MDA9bQpDT05GSUdfUlRDX0RSVl9SUzVDMzcyPW0KQ09ORklH X1JUQ19EUlZfSVNMMTIwOD1tCkNPTkZJR19SVENfRFJWX0lTTDEyMDIyPW0KQ09ORklHX1JUQ19E UlZfWDEyMDU9bQpDT05GSUdfUlRDX0RSVl9QQ0Y4NTIzPW0KIyBDT05GSUdfUlRDX0RSVl9QQ0Y4 NTA2MyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUENGODUzNjMgaXMgbm90IHNldApDT05G SUdfUlRDX0RSVl9QQ0Y4NTYzPW0KQ09ORklHX1JUQ19EUlZfUENGODU4Mz1tCkNPTkZJR19SVENf RFJWX000MVQ4MD1tCkNPTkZJR19SVENfRFJWX000MVQ4MF9XRFQ9eQpDT05GSUdfUlRDX0RSVl9C UTMySz1tCiMgQ09ORklHX1JUQ19EUlZfUzM1MzkwQSBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJW X0ZNMzEzMD1tCiMgQ09ORklHX1JUQ19EUlZfUlg4MDEwIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19E UlZfUlg4NTgxPW0KQ09ORklHX1JUQ19EUlZfUlg4MDI1PW0KQ09ORklHX1JUQ19EUlZfRU0zMDI3 PW0KIyBDT05GSUdfUlRDX0RSVl9SVjMwMjggaXMgbm90IHNldAojIENPTkZJR19SVENfRFJWX1JW ODgwMyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfU0QzMDc4IGlzIG5vdCBzZXQKCiMKIyBT UEkgUlRDIGRyaXZlcnMKIwojIENPTkZJR19SVENfRFJWX000MVQ5MyBpcyBub3Qgc2V0CiMgQ09O RklHX1JUQ19EUlZfTTQxVDk0IGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzMDIgaXMg bm90IHNldAojIENPTkZJR19SVENfRFJWX0RTMTMwNSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19E UlZfRFMxMzQzIGlzIG5vdCBzZXQKIyBDT05GSUdfUlRDX0RSVl9EUzEzNDcgaXMgbm90IHNldAoj IENPTkZJR19SVENfRFJWX0RTMTM5MCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTUFYNjkx NiBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUjk3MDEgaXMgbm90IHNldApDT05GSUdfUlRD X0RSVl9SWDQ1ODE9bQojIENPTkZJR19SVENfRFJWX1JYNjExMCBpcyBub3Qgc2V0CiMgQ09ORklH X1JUQ19EUlZfUlM1QzM0OCBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfTUFYNjkwMiBpcyBu b3Qgc2V0CiMgQ09ORklHX1JUQ19EUlZfUENGMjEyMyBpcyBub3Qgc2V0CiMgQ09ORklHX1JUQ19E UlZfTUNQNzk1IGlzIG5vdCBzZXQKQ09ORklHX1JUQ19JMkNfQU5EX1NQST15CgojCiMgU1BJIGFu ZCBJMkMgUlRDIGRyaXZlcnMKIwpDT05GSUdfUlRDX0RSVl9EUzMyMzI9bQpDT05GSUdfUlRDX0RS Vl9EUzMyMzJfSFdNT049eQojIENPTkZJR19SVENfRFJWX1BDRjIxMjcgaXMgbm90IHNldApDT05G SUdfUlRDX0RSVl9SVjMwMjlDMj1tCkNPTkZJR19SVENfRFJWX1JWMzAyOV9IV01PTj15CgojCiMg UGxhdGZvcm0gUlRDIGRyaXZlcnMKIwpDT05GSUdfUlRDX0RSVl9DTU9TPXkKQ09ORklHX1JUQ19E UlZfRFMxMjg2PW0KQ09ORklHX1JUQ19EUlZfRFMxNTExPW0KQ09ORklHX1JUQ19EUlZfRFMxNTUz PW0KIyBDT05GSUdfUlRDX0RSVl9EUzE2ODVfRkFNSUxZIGlzIG5vdCBzZXQKQ09ORklHX1JUQ19E UlZfRFMxNzQyPW0KQ09ORklHX1JUQ19EUlZfRFMyNDA0PW0KQ09ORklHX1JUQ19EUlZfU1RLMTdU QTg9bQojIENPTkZJR19SVENfRFJWX000OFQ4NiBpcyBub3Qgc2V0CkNPTkZJR19SVENfRFJWX000 OFQzNT1tCkNPTkZJR19SVENfRFJWX000OFQ1OT1tCkNPTkZJR19SVENfRFJWX01TTTYyNDI9bQpD T05GSUdfUlRDX0RSVl9CUTQ4MDI9bQpDT05GSUdfUlRDX0RSVl9SUDVDMDE9bQpDT05GSUdfUlRD X0RSVl9WMzAyMD1tCgojCiMgb24tQ1BVIFJUQyBkcml2ZXJzCiMKIyBDT05GSUdfUlRDX0RSVl9G VFJUQzAxMCBpcyBub3Qgc2V0CgojCiMgSElEIFNlbnNvciBSVEMgZHJpdmVycwojCiMgQ09ORklH X1JUQ19EUlZfSElEX1NFTlNPUl9USU1FIGlzIG5vdCBzZXQKQ09ORklHX0RNQURFVklDRVM9eQoj IENPTkZJR19ETUFERVZJQ0VTX0RFQlVHIGlzIG5vdCBzZXQKCiMKIyBETUEgRGV2aWNlcwojCkNP TkZJR19ETUFfRU5HSU5FPXkKQ09ORklHX0RNQV9WSVJUVUFMX0NIQU5ORUxTPXkKQ09ORklHX0RN QV9BQ1BJPXkKIyBDT05GSUdfQUxURVJBX01TR0RNQSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVM X0lETUE2NCBpcyBub3Qgc2V0CkNPTkZJR19JTlRFTF9JT0FURE1BPW0KIyBDT05GSUdfUUNPTV9I SURNQV9NR01UIGlzIG5vdCBzZXQKIyBDT05GSUdfUUNPTV9ISURNQSBpcyBub3Qgc2V0CkNPTkZJ R19EV19ETUFDX0NPUkU9eQpDT05GSUdfRFdfRE1BQz1tCkNPTkZJR19EV19ETUFDX1BDST15CkNP TkZJR19IU1VfRE1BPXkKCiMKIyBETUEgQ2xpZW50cwojCkNPTkZJR19BU1lOQ19UWF9ETUE9eQoj IENPTkZJR19ETUFURVNUIGlzIG5vdCBzZXQKQ09ORklHX0RNQV9FTkdJTkVfUkFJRD15CgojCiMg RE1BQlVGIG9wdGlvbnMKIwpDT05GSUdfU1lOQ19GSUxFPXkKQ09ORklHX1NXX1NZTkM9eQojIENP TkZJR19VRE1BQlVGIGlzIG5vdCBzZXQKQ09ORklHX0RDQT1tCkNPTkZJR19BVVhESVNQTEFZPXkK IyBDT05GSUdfSEQ0NDc4MCBpcyBub3Qgc2V0CkNPTkZJR19LUzAxMDg9bQpDT05GSUdfS1MwMTA4 X1BPUlQ9MHgzNzgKQ09ORklHX0tTMDEwOF9ERUxBWT0yCkNPTkZJR19DRkFHMTI4NjRCPW0KQ09O RklHX0NGQUcxMjg2NEJfUkFURT0yMAojIENPTkZJR19JTUdfQVNDSUlfTENEIGlzIG5vdCBzZXQK IyBDT05GSUdfUEFSUE9SVF9QQU5FTCBpcyBub3Qgc2V0CiMgQ09ORklHX0NIQVJMQ0RfQkxfT0ZG IGlzIG5vdCBzZXQKIyBDT05GSUdfQ0hBUkxDRF9CTF9PTiBpcyBub3Qgc2V0CkNPTkZJR19DSEFS TENEX0JMX0ZMQVNIPXkKIyBDT05GSUdfUEFORUwgaXMgbm90IHNldApDT05GSUdfVUlPPW0KQ09O RklHX1VJT19DSUY9bQpDT05GSUdfVUlPX1BEUlZfR0VOSVJRPW0KIyBDT05GSUdfVUlPX0RNRU1f R0VOSVJRIGlzIG5vdCBzZXQKQ09ORklHX1VJT19BRUM9bQpDT05GSUdfVUlPX1NFUkNPUzM9bQpD T05GSUdfVUlPX1BDSV9HRU5FUklDPW0KIyBDT05GSUdfVUlPX05FVFggaXMgbm90IHNldAojIENP TkZJR19VSU9fUFJVU1MgaXMgbm90IHNldAojIENPTkZJR19VSU9fTUY2MjQgaXMgbm90IHNldApD T05GSUdfVUlPX0hWX0dFTkVSSUM9bQpDT05GSUdfVkZJT19JT01NVV9UWVBFMT1tCkNPTkZJR19W RklPX1ZJUlFGRD1tCkNPTkZJR19WRklPPW0KQ09ORklHX1ZGSU9fTk9JT01NVT15CkNPTkZJR19W RklPX1BDST1tCiMgQ09ORklHX1ZGSU9fUENJX1ZHQSBpcyBub3Qgc2V0CkNPTkZJR19WRklPX1BD SV9NTUFQPXkKQ09ORklHX1ZGSU9fUENJX0lOVFg9eQojIENPTkZJR19WRklPX1BDSV9JR0QgaXMg bm90IHNldApDT05GSUdfVkZJT19NREVWPW0KQ09ORklHX1ZGSU9fTURFVl9ERVZJQ0U9bQpDT05G SUdfSVJRX0JZUEFTU19NQU5BR0VSPW0KIyBDT05GSUdfVklSVF9EUklWRVJTIGlzIG5vdCBzZXQK Q09ORklHX1ZJUlRJTz15CkNPTkZJR19WSVJUSU9fTUVOVT15CkNPTkZJR19WSVJUSU9fUENJPXkK Q09ORklHX1ZJUlRJT19QQ0lfTEVHQUNZPXkKQ09ORklHX1ZJUlRJT19CQUxMT09OPXkKQ09ORklH X1ZJUlRJT19JTlBVVD1tCiMgQ09ORklHX1ZJUlRJT19NTUlPIGlzIG5vdCBzZXQKCiMKIyBNaWNy b3NvZnQgSHlwZXItViBndWVzdCBzdXBwb3J0CiMKQ09ORklHX0hZUEVSVj1tCkNPTkZJR19IWVBF UlZfVFNDUEFHRT15CkNPTkZJR19IWVBFUlZfVVRJTFM9bQpDT05GSUdfSFlQRVJWX0JBTExPT049 bQoKIwojIFhlbiBkcml2ZXIgc3VwcG9ydAojCkNPTkZJR19YRU5fQkFMTE9PTj15CiMgQ09ORklH X1hFTl9TRUxGQkFMTE9PTklORyBpcyBub3Qgc2V0CiMgQ09ORklHX1hFTl9CQUxMT09OX01FTU9S WV9IT1RQTFVHIGlzIG5vdCBzZXQKQ09ORklHX1hFTl9TQ1JVQl9QQUdFU19ERUZBVUxUPXkKQ09O RklHX1hFTl9ERVZfRVZUQ0hOPW0KIyBDT05GSUdfWEVOX0JBQ0tFTkQgaXMgbm90IHNldApDT05G SUdfWEVORlM9bQpDT05GSUdfWEVOX0NPTVBBVF9YRU5GUz15CkNPTkZJR19YRU5fU1lTX0hZUEVS VklTT1I9eQpDT05GSUdfWEVOX1hFTkJVU19GUk9OVEVORD15CiMgQ09ORklHX1hFTl9HTlRERVYg aXMgbm90IHNldAojIENPTkZJR19YRU5fR1JBTlRfREVWX0FMTE9DIGlzIG5vdCBzZXQKIyBDT05G SUdfWEVOX0dSQU5UX0RNQV9BTExPQyBpcyBub3Qgc2V0CkNPTkZJR19TV0lPVExCX1hFTj15CkNP TkZJR19YRU5fVE1FTT1tCiMgQ09ORklHX1hFTl9QVkNBTExTX0ZST05URU5EIGlzIG5vdCBzZXQK Q09ORklHX1hFTl9QUklWQ01EPW0KQ09ORklHX1hFTl9IQVZFX1BWTU1VPXkKQ09ORklHX1hFTl9F Rkk9eQpDT05GSUdfWEVOX0FVVE9fWExBVEU9eQpDT05GSUdfWEVOX0FDUEk9eQpDT05GSUdfWEVO X0hBVkVfVlBNVT15CkNPTkZJR19TVEFHSU5HPXkKIyBDT05GSUdfUFJJU00yX1VTQiBpcyBub3Qg c2V0CiMgQ09ORklHX0NPTUVESSBpcyBub3Qgc2V0CiMgQ09ORklHX1JUTDgxOTJVIGlzIG5vdCBz ZXQKQ09ORklHX1JUTExJQj1tCkNPTkZJR19SVExMSUJfQ1JZUFRPX0NDTVA9bQpDT05GSUdfUlRM TElCX0NSWVBUT19US0lQPW0KQ09ORklHX1JUTExJQl9DUllQVE9fV0VQPW0KQ09ORklHX1JUTDgx OTJFPW0KIyBDT05GSUdfUlRMODcyM0JTIGlzIG5vdCBzZXQKQ09ORklHX1I4NzEyVT1tCiMgQ09O RklHX1I4MTg4RVUgaXMgbm90IHNldAojIENPTkZJR19SODgyMkJFIGlzIG5vdCBzZXQKIyBDT05G SUdfUlRTNTIwOCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZUNjY1NSBpcyBub3Qgc2V0CiMgQ09ORklH X1ZUNjY1NiBpcyBub3Qgc2V0CgojCiMgSUlPIHN0YWdpbmcgZHJpdmVycwojCgojCiMgQWNjZWxl cm9tZXRlcnMKIwojIENPTkZJR19BRElTMTYyMDMgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYy NDAgaXMgbm90IHNldAoKIwojIEFuYWxvZyB0byBkaWdpdGFsIGNvbnZlcnRlcnMKIwojIENPTkZJ R19BRDc3ODAgaXMgbm90IHNldAojIENPTkZJR19BRDc4MTYgaXMgbm90IHNldAojIENPTkZJR19B RDcxOTIgaXMgbm90IHNldAojIENPTkZJR19BRDcyODAgaXMgbm90IHNldAoKIwojIEFuYWxvZyBk aWdpdGFsIGJpLWRpcmVjdGlvbiBjb252ZXJ0ZXJzCiMKIyBDT05GSUdfQURUNzMxNiBpcyBub3Qg c2V0CgojCiMgQ2FwYWNpdGFuY2UgdG8gZGlnaXRhbCBjb252ZXJ0ZXJzCiMKIyBDT05GSUdfQUQ3 MTUwIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ3NzQ2IGlzIG5vdCBzZXQKCiMKIyBEaXJlY3QgRGln aXRhbCBTeW50aGVzaXMKIwojIENPTkZJR19BRDk4MzIgaXMgbm90IHNldAojIENPTkZJR19BRDk4 MzQgaXMgbm90IHNldAoKIwojIE5ldHdvcmsgQW5hbHl6ZXIsIEltcGVkYW5jZSBDb252ZXJ0ZXJz CiMKIyBDT05GSUdfQUQ1OTMzIGlzIG5vdCBzZXQKCiMKIyBBY3RpdmUgZW5lcmd5IG1ldGVyaW5n IElDCiMKIyBDT05GSUdfQURFNzg1NCBpcyBub3Qgc2V0CgojCiMgUmVzb2x2ZXIgdG8gZGlnaXRh bCBjb252ZXJ0ZXJzCiMKIyBDT05GSUdfQUQyUzEyMTAgaXMgbm90IHNldAojIENPTkZJR19GQl9T TTc1MCBpcyBub3Qgc2V0CgojCiMgU3BlYWt1cCBjb25zb2xlIHNwZWVjaAojCiMgQ09ORklHX1NQ RUFLVVAgaXMgbm90IHNldAojIENPTkZJR19TVEFHSU5HX01FRElBIGlzIG5vdCBzZXQKCiMKIyBB bmRyb2lkCiMKIyBDT05GSUdfTFRFX0dETTcyNFggaXMgbm90IHNldApDT05GSUdfRklSRVdJUkVf U0VSSUFMPW0KQ09ORklHX0ZXVFRZX01BWF9UT1RBTF9QT1JUUz02NApDT05GSUdfRldUVFlfTUFY X0NBUkRfUE9SVFM9MzIKIyBDT05GSUdfR1NfRlBHQUJPT1QgaXMgbm90IHNldAojIENPTkZJR19V TklTWVNTUEFSIGlzIG5vdCBzZXQKIyBDT05GSUdfRkJfVEZUIGlzIG5vdCBzZXQKIyBDT05GSUdf V0lMQzEwMDBfU0RJTyBpcyBub3Qgc2V0CiMgQ09ORklHX1dJTEMxMDAwX1NQSSBpcyBub3Qgc2V0 CiMgQ09ORklHX01PU1QgaXMgbm90IHNldAojIENPTkZJR19LUzcwMTAgaXMgbm90IHNldAojIENP TkZJR19HUkVZQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfRFJNX1ZCT1hWSURFTyBpcyBub3Qgc2V0 CiMgQ09ORklHX1BJNDMzIGlzIG5vdCBzZXQKCiMKIyBHYXNrZXQgZGV2aWNlcwojCiMgQ09ORklH X1NUQUdJTkdfR0FTS0VUX0ZSQU1FV09SSyBpcyBub3Qgc2V0CiMgQ09ORklHX0VST0ZTX0ZTIGlz IG5vdCBzZXQKQ09ORklHX1g4Nl9QTEFURk9STV9ERVZJQ0VTPXkKQ09ORklHX0FDRVJfV01JPW0K IyBDT05GSUdfQUNFUl9XSVJFTEVTUyBpcyBub3Qgc2V0CkNPTkZJR19BQ0VSSERGPW0KIyBDT05G SUdfQUxJRU5XQVJFX1dNSSBpcyBub3Qgc2V0CkNPTkZJR19BU1VTX0xBUFRPUD1tCkNPTkZJR19E Q0RCQVM9bQpDT05GSUdfREVMTF9TTUJJT1M9bQpDT05GSUdfREVMTF9TTUJJT1NfV01JPXkKQ09O RklHX0RFTExfU01CSU9TX1NNTT15CkNPTkZJR19ERUxMX0xBUFRPUD1tCkNPTkZJR19ERUxMX1dN ST1tCkNPTkZJR19ERUxMX1dNSV9ERVNDUklQVE9SPW0KQ09ORklHX0RFTExfV01JX0FJTz1tCiMg Q09ORklHX0RFTExfV01JX0xFRCBpcyBub3Qgc2V0CkNPTkZJR19ERUxMX1NNTzg4MDA9bQpDT05G SUdfREVMTF9SQlROPW0KQ09ORklHX0RFTExfUkJVPW0KQ09ORklHX0ZVSklUU1VfTEFQVE9QPW0K Q09ORklHX0ZVSklUU1VfVEFCTEVUPW0KQ09ORklHX0FNSUxPX1JGS0lMTD1tCiMgQ09ORklHX0dQ RF9QT0NLRVRfRkFOIGlzIG5vdCBzZXQKQ09ORklHX0hQX0FDQ0VMPW0KQ09ORklHX0hQX1dJUkVM RVNTPW0KQ09ORklHX0hQX1dNST1tCiMgQ09ORklHX0xHX0xBUFRPUCBpcyBub3Qgc2V0CkNPTkZJ R19NU0lfTEFQVE9QPW0KQ09ORklHX1BBTkFTT05JQ19MQVBUT1A9bQpDT05GSUdfQ09NUEFMX0xB UFRPUD1tCkNPTkZJR19TT05ZX0xBUFRPUD1tCkNPTkZJR19TT05ZUElfQ09NUEFUPXkKQ09ORklH X0lERUFQQURfTEFQVE9QPW0KIyBDT05GSUdfU1VSRkFDRTNfV01JIGlzIG5vdCBzZXQKQ09ORklH X1RISU5LUEFEX0FDUEk9bQpDT05GSUdfVEhJTktQQURfQUNQSV9BTFNBX1NVUFBPUlQ9eQojIENP TkZJR19USElOS1BBRF9BQ1BJX0RFQlVHRkFDSUxJVElFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1RI SU5LUEFEX0FDUElfREVCVUcgaXMgbm90IHNldAojIENPTkZJR19USElOS1BBRF9BQ1BJX1VOU0FG RV9MRURTIGlzIG5vdCBzZXQKQ09ORklHX1RISU5LUEFEX0FDUElfVklERU89eQpDT05GSUdfVEhJ TktQQURfQUNQSV9IT1RLRVlfUE9MTD15CkNPTkZJR19TRU5TT1JTX0hEQVBTPW0KIyBDT05GSUdf SU5URUxfTUVOTE9XIGlzIG5vdCBzZXQKQ09ORklHX0VFRVBDX0xBUFRPUD1tCkNPTkZJR19BU1VT X1dNST1tCkNPTkZJR19BU1VTX05CX1dNST1tCkNPTkZJR19FRUVQQ19XTUk9bQojIENPTkZJR19B U1VTX1dJUkVMRVNTIGlzIG5vdCBzZXQKQ09ORklHX0FDUElfV01JPW0KQ09ORklHX1dNSV9CTU9G PW0KQ09ORklHX0lOVEVMX1dNSV9USFVOREVSQk9MVD1tCkNPTkZJR19NU0lfV01JPW0KIyBDT05G SUdfUEVBUV9XTUkgaXMgbm90IHNldApDT05GSUdfVE9QU1RBUl9MQVBUT1A9bQpDT05GSUdfQUNQ SV9UT1NISUJBPW0KQ09ORklHX1RPU0hJQkFfQlRfUkZLSUxMPW0KIyBDT05GSUdfVE9TSElCQV9I QVBTIGlzIG5vdCBzZXQKIyBDT05GSUdfVE9TSElCQV9XTUkgaXMgbm90IHNldApDT05GSUdfQUNQ SV9DTVBDPW0KIyBDT05GSUdfSU5URUxfSU5UMDAwMl9WR1BJTyBpcyBub3Qgc2V0CkNPTkZJR19J TlRFTF9ISURfRVZFTlQ9bQpDT05GSUdfSU5URUxfVkJUTj1tCkNPTkZJR19JTlRFTF9JUFM9bQpD T05GSUdfSU5URUxfUE1DX0NPUkU9bQojIENPTkZJR19JQk1fUlRMIGlzIG5vdCBzZXQKQ09ORklH X1NBTVNVTkdfTEFQVE9QPW0KQ09ORklHX01YTV9XTUk9bQpDT05GSUdfSU5URUxfT0FLVFJBSUw9 bQpDT05GSUdfU0FNU1VOR19RMTA9bQpDT05GSUdfQVBQTEVfR01VWD1tCiMgQ09ORklHX0lOVEVM X1JTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVEVMX1NNQVJUQ09OTkVDVCBpcyBub3Qgc2V0CiMg Q09ORklHX0lOVEVMX1BNQ19JUEMgaXMgbm90IHNldAojIENPTkZJR19TVVJGQUNFX1BSTzNfQlVU VE9OIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfUFVOSVRfSVBDIGlzIG5vdCBzZXQKIyBDT05G SUdfTUxYX1BMQVRGT1JNIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfVFVSQk9fTUFYXzMgaXMg bm90IHNldAojIENPTkZJR19JMkNfTVVMVElfSU5TVEFOVElBVEUgaXMgbm90IHNldAojIENPTkZJ R19JTlRFTF9BVE9NSVNQMl9QTSBpcyBub3Qgc2V0CiMgQ09ORklHX0hVQVdFSV9XTUkgaXMgbm90 IHNldAojIENPTkZJR19QQ0VOR0lORVNfQVBVMiBpcyBub3Qgc2V0CkNPTkZJR19QTUNfQVRPTT15 CiMgQ09ORklHX0NIUk9NRV9QTEFURk9STVMgaXMgbm90IHNldAojIENPTkZJR19NRUxMQU5PWF9Q TEFURk9STSBpcyBub3Qgc2V0CkNPTkZJR19DTEtERVZfTE9PS1VQPXkKQ09ORklHX0hBVkVfQ0xL X1BSRVBBUkU9eQpDT05GSUdfQ09NTU9OX0NMSz15CgojCiMgQ29tbW9uIENsb2NrIEZyYW1ld29y awojCiMgQ09ORklHX0NPTU1PTl9DTEtfTUFYOTQ4NSBpcyBub3Qgc2V0CiMgQ09ORklHX0NPTU1P Tl9DTEtfU0k1MzUxIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19TSTU0NCBpcyBub3Qg c2V0CiMgQ09ORklHX0NPTU1PTl9DTEtfQ0RDRTcwNiBpcyBub3Qgc2V0CiMgQ09ORklHX0NPTU1P Tl9DTEtfQ1MyMDAwX0NQIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09NTU9OX0NMS19QV00gaXMgbm90 IHNldAojIENPTkZJR19IV1NQSU5MT0NLIGlzIG5vdCBzZXQKCiMKIyBDbG9jayBTb3VyY2UgZHJp dmVycwojCkNPTkZJR19DTEtFVlRfSTgyNTM9eQpDT05GSUdfSTgyNTNfTE9DSz15CkNPTkZJR19D TEtCTERfSTgyNTM9eQpDT05GSUdfTUFJTEJPWD15CkNPTkZJR19QQ0M9eQojIENPTkZJR19BTFRF UkFfTUJPWCBpcyBub3Qgc2V0CkNPTkZJR19JT01NVV9JT1ZBPXkKQ09ORklHX0lPTU1VX0FQST15 CkNPTkZJR19JT01NVV9TVVBQT1JUPXkKCiMKIyBHZW5lcmljIElPTU1VIFBhZ2V0YWJsZSBTdXBw b3J0CiMKIyBDT05GSUdfSU9NTVVfREVCVUdGUyBpcyBub3Qgc2V0CiMgQ09ORklHX0lPTU1VX0RF RkFVTFRfUEFTU1RIUk9VR0ggaXMgbm90IHNldApDT05GSUdfQU1EX0lPTU1VPXkKQ09ORklHX0FN RF9JT01NVV9WMj1tCkNPTkZJR19ETUFSX1RBQkxFPXkKQ09ORklHX0lOVEVMX0lPTU1VPXkKIyBD T05GSUdfSU5URUxfSU9NTVVfU1ZNIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5URUxfSU9NTVVfREVG QVVMVF9PTiBpcyBub3Qgc2V0CkNPTkZJR19JTlRFTF9JT01NVV9GTE9QUFlfV0E9eQpDT05GSUdf SVJRX1JFTUFQPXkKQ09ORklHX0hZUEVSVl9JT01NVT15CgojCiMgUmVtb3RlcHJvYyBkcml2ZXJz CiMKIyBDT05GSUdfUkVNT1RFUFJPQyBpcyBub3Qgc2V0CgojCiMgUnBtc2cgZHJpdmVycwojCiMg Q09ORklHX1JQTVNHX1FDT01fR0xJTktfUlBNIGlzIG5vdCBzZXQKIyBDT05GSUdfUlBNU0dfVklS VElPIGlzIG5vdCBzZXQKIyBDT05GSUdfU09VTkRXSVJFIGlzIG5vdCBzZXQKCiMKIyBTT0MgKFN5 c3RlbSBPbiBDaGlwKSBzcGVjaWZpYyBEcml2ZXJzCiMKCiMKIyBBbWxvZ2ljIFNvQyBkcml2ZXJz CiMKCiMKIyBCcm9hZGNvbSBTb0MgZHJpdmVycwojCgojCiMgTlhQL0ZyZWVzY2FsZSBRb3JJUSBT b0MgZHJpdmVycwojCgojCiMgaS5NWCBTb0MgZHJpdmVycwojCgojCiMgUXVhbGNvbW0gU29DIGRy aXZlcnMKIwojIENPTkZJR19TT0NfVEkgaXMgbm90IHNldAoKIwojIFhpbGlueCBTb0MgZHJpdmVy cwojCiMgQ09ORklHX1hJTElOWF9WQ1UgaXMgbm90IHNldApDT05GSUdfUE1fREVWRlJFUT15Cgoj CiMgREVWRlJFUSBHb3Zlcm5vcnMKIwpDT05GSUdfREVWRlJFUV9HT1ZfU0lNUExFX09OREVNQU5E PW0KIyBDT05GSUdfREVWRlJFUV9HT1ZfUEVSRk9STUFOQ0UgaXMgbm90IHNldAojIENPTkZJR19E RVZGUkVRX0dPVl9QT1dFUlNBVkUgaXMgbm90IHNldAojIENPTkZJR19ERVZGUkVRX0dPVl9VU0VS U1BBQ0UgaXMgbm90IHNldAojIENPTkZJR19ERVZGUkVRX0dPVl9QQVNTSVZFIGlzIG5vdCBzZXQK CiMKIyBERVZGUkVRIERyaXZlcnMKIwojIENPTkZJR19QTV9ERVZGUkVRX0VWRU5UIGlzIG5vdCBz ZXQKIyBDT05GSUdfRVhUQ09OIGlzIG5vdCBzZXQKIyBDT05GSUdfTUVNT1JZIGlzIG5vdCBzZXQK Q09ORklHX0lJTz15CkNPTkZJR19JSU9fQlVGRkVSPXkKQ09ORklHX0lJT19CVUZGRVJfQ0I9eQoj IENPTkZJR19JSU9fQlVGRkVSX0hXX0NPTlNVTUVSIGlzIG5vdCBzZXQKQ09ORklHX0lJT19LRklG T19CVUY9eQpDT05GSUdfSUlPX1RSSUdHRVJFRF9CVUZGRVI9bQojIENPTkZJR19JSU9fQ09ORklH RlMgaXMgbm90IHNldApDT05GSUdfSUlPX1RSSUdHRVI9eQpDT05GSUdfSUlPX0NPTlNVTUVSU19Q RVJfVFJJR0dFUj0yCiMgQ09ORklHX0lJT19TV19ERVZJQ0UgaXMgbm90IHNldAojIENPTkZJR19J SU9fU1dfVFJJR0dFUiBpcyBub3Qgc2V0CgojCiMgQWNjZWxlcm9tZXRlcnMKIwojIENPTkZJR19B RElTMTYyMDEgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYyMDkgaXMgbm90IHNldAojIENPTkZJ R19BRFhMMzQ1X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0FEWEwzNDVfU1BJIGlzIG5vdCBzZXQK IyBDT05GSUdfQURYTDM3Ml9TUEkgaXMgbm90IHNldAojIENPTkZJR19BRFhMMzcyX0kyQyBpcyBu b3Qgc2V0CiMgQ09ORklHX0JNQTE4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JNQTIyMCBpcyBub3Qg c2V0CiMgQ09ORklHX0JNQzE1MF9BQ0NFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0RBMjgwIGlzIG5v dCBzZXQKIyBDT05GSUdfREEzMTEgaXMgbm90IHNldAojIENPTkZJR19ETUFSRDA5IGlzIG5vdCBz ZXQKIyBDT05GSUdfRE1BUkQxMCBpcyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX0FDQ0VMXzNE PW0KIyBDT05GSUdfSUlPX0NST1NfRUNfQUNDRUxfTEVHQUNZIGlzIG5vdCBzZXQKIyBDT05GSUdf SUlPX1NUX0FDQ0VMXzNBWElTIGlzIG5vdCBzZXQKIyBDT05GSUdfS1hTRDkgaXMgbm90IHNldAoj IENPTkZJR19LWENKSzEwMTMgaXMgbm90IHNldAojIENPTkZJR19NQzMyMzAgaXMgbm90IHNldAoj IENPTkZJR19NTUE3NDU1X0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX01NQTc0NTVfU1BJIGlzIG5v dCBzZXQKIyBDT05GSUdfTU1BNzY2MCBpcyBub3Qgc2V0CiMgQ09ORklHX01NQTg0NTIgaXMgbm90 IHNldAojIENPTkZJR19NTUE5NTUxIGlzIG5vdCBzZXQKIyBDT05GSUdfTU1BOTU1MyBpcyBub3Qg c2V0CiMgQ09ORklHX01YQzQwMDUgaXMgbm90IHNldAojIENPTkZJR19NWEM2MjU1IGlzIG5vdCBz ZXQKIyBDT05GSUdfU0NBMzAwMCBpcyBub3Qgc2V0CiMgQ09ORklHX1NUSzgzMTIgaXMgbm90IHNl dAojIENPTkZJR19TVEs4QkE1MCBpcyBub3Qgc2V0CgojCiMgQW5hbG9nIHRvIGRpZ2l0YWwgY29u dmVydGVycwojCiMgQ09ORklHX0FENzEyNCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzI2NiBpcyBu b3Qgc2V0CiMgQ09ORklHX0FENzI5MSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzI5OCBpcyBub3Qg c2V0CiMgQ09ORklHX0FENzQ3NiBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzYwNl9JRkFDRV9QQVJB TExFTCBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzYwNl9JRkFDRV9TUEkgaXMgbm90IHNldAojIENP TkZJR19BRDc3NjYgaXMgbm90IHNldAojIENPTkZJR19BRDc3NjhfMSBpcyBub3Qgc2V0CiMgQ09O RklHX0FENzc5MSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzc5MyBpcyBub3Qgc2V0CiMgQ09ORklH X0FENzg4NyBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzkyMyBpcyBub3Qgc2V0CiMgQ09ORklHX0FE Nzk0OSBpcyBub3Qgc2V0CiMgQ09ORklHX0FENzk5WCBpcyBub3Qgc2V0CiMgQ09ORklHX0hJODQz NSBpcyBub3Qgc2V0CiMgQ09ORklHX0hYNzExIGlzIG5vdCBzZXQKIyBDT05GSUdfSU5BMlhYX0FE QyBpcyBub3Qgc2V0CiMgQ09ORklHX0xUQzI0NzEgaXMgbm90IHNldAojIENPTkZJR19MVEMyNDg1 IGlzIG5vdCBzZXQKIyBDT05GSUdfTFRDMjQ5NyBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDEwMjcg aXMgbm90IHNldAojIENPTkZJR19NQVgxMTEwMCBpcyBub3Qgc2V0CiMgQ09ORklHX01BWDExMTgg aXMgbm90IHNldAojIENPTkZJR19NQVgxMzYzIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYOTYxMSBp cyBub3Qgc2V0CiMgQ09ORklHX01DUDMyMFggaXMgbm90IHNldAojIENPTkZJR19NQ1AzNDIyIGlz IG5vdCBzZXQKIyBDT05GSUdfTUNQMzkxMSBpcyBub3Qgc2V0CiMgQ09ORklHX05BVTc4MDIgaXMg bm90IHNldAojIENPTkZJR19USV9BREMwODFDIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMDgz MiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEQzA4NFMwMjEgaXMgbm90IHNldAojIENPTkZJR19U SV9BREMxMjEzOCBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEQzEwOFMxMDIgaXMgbm90IHNldAoj IENPTkZJR19USV9BREMxMjhTMDUyIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfQURDMTYxUzYyNiBp cyBub3Qgc2V0CiMgQ09ORklHX1RJX0FEUzEwMTUgaXMgbm90IHNldAojIENPTkZJR19USV9BRFM3 OTUwIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfVExDNDU0MSBpcyBub3Qgc2V0CiMgQ09ORklHX1ZJ UEVSQk9BUkRfQURDIGlzIG5vdCBzZXQKCiMKIyBBbmFsb2cgRnJvbnQgRW5kcwojCgojCiMgQW1w bGlmaWVycwojCiMgQ09ORklHX0FEODM2NiBpcyBub3Qgc2V0CgojCiMgQ2hlbWljYWwgU2Vuc29y cwojCiMgQ09ORklHX0FUTEFTX1BIX1NFTlNPUiBpcyBub3Qgc2V0CiMgQ09ORklHX0JNRTY4MCBp cyBub3Qgc2V0CiMgQ09ORklHX0NDUzgxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0lBUUNPUkUgaXMg bm90IHNldAojIENPTkZJR19TUFMzMCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZaODlYIGlzIG5vdCBz ZXQKCiMKIyBIaWQgU2Vuc29yIElJTyBDb21tb24KIwpDT05GSUdfSElEX1NFTlNPUl9JSU9fQ09N TU9OPW0KQ09ORklHX0hJRF9TRU5TT1JfSUlPX1RSSUdHRVI9bQoKIwojIFNTUCBTZW5zb3IgQ29t bW9uCiMKIyBDT05GSUdfSUlPX1NTUF9TRU5TT1JIVUIgaXMgbm90IHNldAoKIwojIENvdW50ZXJz CiMKCiMKIyBEaWdpdGFsIHRvIGFuYWxvZyBjb252ZXJ0ZXJzCiMKIyBDT05GSUdfQUQ1MDY0IGlz IG5vdCBzZXQKIyBDT05GSUdfQUQ1MzYwIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1MzgwIGlzIG5v dCBzZXQKIyBDT05GSUdfQUQ1NDIxIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NDQ2IGlzIG5vdCBz ZXQKIyBDT05GSUdfQUQ1NDQ5IGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1NTkyUiBpcyBub3Qgc2V0 CiMgQ09ORklHX0FENTU5M1IgaXMgbm90IHNldAojIENPTkZJR19BRDU1MDQgaXMgbm90IHNldAoj IENPTkZJR19BRDU2MjRSX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX0xUQzE2NjAgaXMgbm90IHNl dAojIENPTkZJR19MVEMyNjMyIGlzIG5vdCBzZXQKIyBDT05GSUdfQUQ1Njg2X1NQSSBpcyBub3Qg c2V0CiMgQ09ORklHX0FENTY5Nl9JMkMgaXMgbm90IHNldAojIENPTkZJR19BRDU3NTUgaXMgbm90 IHNldAojIENPTkZJR19BRDU3NTggaXMgbm90IHNldAojIENPTkZJR19BRDU3NjEgaXMgbm90IHNl dAojIENPTkZJR19BRDU3NjQgaXMgbm90IHNldAojIENPTkZJR19BRDU3OTEgaXMgbm90IHNldAoj IENPTkZJR19BRDczMDMgaXMgbm90IHNldAojIENPTkZJR19BRDg4MDEgaXMgbm90IHNldAojIENP TkZJR19EUzQ0MjQgaXMgbm90IHNldAojIENPTkZJR19NNjIzMzIgaXMgbm90IHNldAojIENPTkZJ R19NQVg1MTcgaXMgbm90IHNldAojIENPTkZJR19NQ1A0NzI1IGlzIG5vdCBzZXQKIyBDT05GSUdf TUNQNDkyMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RJX0RBQzA4MlMwODUgaXMgbm90IHNldAojIENP TkZJR19USV9EQUM1NTcxIGlzIG5vdCBzZXQKIyBDT05GSUdfVElfREFDNzMxMSBpcyBub3Qgc2V0 CiMgQ09ORklHX1RJX0RBQzc2MTIgaXMgbm90IHNldAoKIwojIElJTyBkdW1teSBkcml2ZXIKIwoK IwojIEZyZXF1ZW5jeSBTeW50aGVzaXplcnMgRERTL1BMTAojCgojCiMgQ2xvY2sgR2VuZXJhdG9y L0Rpc3RyaWJ1dGlvbgojCiMgQ09ORklHX0FEOTUyMyBpcyBub3Qgc2V0CgojCiMgUGhhc2UtTG9j a2VkIExvb3AgKFBMTCkgZnJlcXVlbmN5IHN5bnRoZXNpemVycwojCiMgQ09ORklHX0FERjQzNTAg aXMgbm90IHNldAoKIwojIERpZ2l0YWwgZ3lyb3Njb3BlIHNlbnNvcnMKIwojIENPTkZJR19BRElT MTYwODAgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYxMzAgaXMgbm90IHNldAojIENPTkZJR19B RElTMTYxMzYgaXMgbm90IHNldAojIENPTkZJR19BRElTMTYyNjAgaXMgbm90IHNldAojIENPTkZJ R19BRFhSUzQ1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JNRzE2MCBpcyBub3Qgc2V0CkNPTkZJR19I SURfU0VOU09SX0dZUk9fM0Q9bQojIENPTkZJR19NUFUzMDUwX0kyQyBpcyBub3Qgc2V0CiMgQ09O RklHX0lJT19TVF9HWVJPXzNBWElTIGlzIG5vdCBzZXQKIyBDT05GSUdfSVRHMzIwMCBpcyBub3Qg c2V0CgojCiMgSGVhbHRoIFNlbnNvcnMKIwoKIwojIEhlYXJ0IFJhdGUgTW9uaXRvcnMKIwojIENP TkZJR19BRkU0NDAzIGlzIG5vdCBzZXQKIyBDT05GSUdfQUZFNDQwNCBpcyBub3Qgc2V0CiMgQ09O RklHX01BWDMwMTAwIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYMzAxMDIgaXMgbm90IHNldAoKIwoj IEh1bWlkaXR5IHNlbnNvcnMKIwojIENPTkZJR19BTTIzMTUgaXMgbm90IHNldAojIENPTkZJR19E SFQxMSBpcyBub3Qgc2V0CiMgQ09ORklHX0hEQzEwMFggaXMgbm90IHNldAojIENPTkZJR19ISURf U0VOU09SX0hVTUlESVRZIGlzIG5vdCBzZXQKIyBDT05GSUdfSFRTMjIxIGlzIG5vdCBzZXQKIyBD T05GSUdfSFRVMjEgaXMgbm90IHNldAojIENPTkZJR19TSTcwMDUgaXMgbm90IHNldAojIENPTkZJ R19TSTcwMjAgaXMgbm90IHNldAoKIwojIEluZXJ0aWFsIG1lYXN1cmVtZW50IHVuaXRzCiMKIyBD T05GSUdfQURJUzE2NDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfQURJUzE2NDgwIGlzIG5vdCBzZXQK IyBDT05GSUdfQk1JMTYwX0kyQyBpcyBub3Qgc2V0CiMgQ09ORklHX0JNSTE2MF9TUEkgaXMgbm90 IHNldAojIENPTkZJR19LTVg2MSBpcyBub3Qgc2V0CiMgQ09ORklHX0lOVl9NUFU2MDUwX0kyQyBp cyBub3Qgc2V0CiMgQ09ORklHX0lOVl9NUFU2MDUwX1NQSSBpcyBub3Qgc2V0CiMgQ09ORklHX0lJ T19TVF9MU002RFNYIGlzIG5vdCBzZXQKCiMKIyBMaWdodCBzZW5zb3JzCiMKIyBDT05GSUdfQUNQ SV9BTFMgaXMgbm90IHNldAojIENPTkZJR19BREpEX1MzMTEgaXMgbm90IHNldAojIENPTkZJR19B TDMzMjBBIGlzIG5vdCBzZXQKIyBDT05GSUdfQVBEUzkzMDAgaXMgbm90IHNldAojIENPTkZJR19B UERTOTk2MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JIMTc1MCBpcyBub3Qgc2V0CiMgQ09ORklHX0JI MTc4MCBpcyBub3Qgc2V0CiMgQ09ORklHX0NNMzIxODEgaXMgbm90IHNldAojIENPTkZJR19DTTMy MzIgaXMgbm90IHNldAojIENPTkZJR19DTTMzMjMgaXMgbm90IHNldAojIENPTkZJR19DTTM2NjUx IGlzIG5vdCBzZXQKIyBDT05GSUdfR1AyQVAwMjBBMDBGIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VO U09SU19JU0wyOTAxOCBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSVNMMjkwMjggaXMgbm90 IHNldAojIENPTkZJR19JU0wyOTEyNSBpcyBub3Qgc2V0CkNPTkZJR19ISURfU0VOU09SX0FMUz1t CkNPTkZJR19ISURfU0VOU09SX1BST1g9bQojIENPTkZJR19KU0ExMjEyIGlzIG5vdCBzZXQKIyBD T05GSUdfUlBSMDUyMSBpcyBub3Qgc2V0CiMgQ09ORklHX0xUUjUwMSBpcyBub3Qgc2V0CiMgQ09O RklHX0xWMDEwNENTIGlzIG5vdCBzZXQKIyBDT05GSUdfTUFYNDQwMDAgaXMgbm90IHNldAojIENP TkZJR19NQVg0NDAwOSBpcyBub3Qgc2V0CiMgQ09ORklHX09QVDMwMDEgaXMgbm90IHNldAojIENP TkZJR19QQTEyMjAzMDAxIGlzIG5vdCBzZXQKIyBDT05GSUdfU0kxMTMzIGlzIG5vdCBzZXQKIyBD T05GSUdfU0kxMTQ1IGlzIG5vdCBzZXQKIyBDT05GSUdfU1RLMzMxMCBpcyBub3Qgc2V0CiMgQ09O RklHX1NUX1VWSVMyNSBpcyBub3Qgc2V0CiMgQ09ORklHX1RDUzM0MTQgaXMgbm90IHNldAojIENP TkZJR19UQ1MzNDcyIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19UU0wyNTYzIGlzIG5vdCBz ZXQKIyBDT05GSUdfVFNMMjU4MyBpcyBub3Qgc2V0CiMgQ09ORklHX1RTTDI3NzIgaXMgbm90IHNl dAojIENPTkZJR19UU0w0NTMxIGlzIG5vdCBzZXQKIyBDT05GSUdfVVM1MTgyRCBpcyBub3Qgc2V0 CiMgQ09ORklHX1ZDTkw0MDAwIGlzIG5vdCBzZXQKIyBDT05GSUdfVkNOTDQwMzUgaXMgbm90IHNl dAojIENPTkZJR19WRU1MNjA3MCBpcyBub3Qgc2V0CiMgQ09ORklHX1ZMNjE4MCBpcyBub3Qgc2V0 CiMgQ09ORklHX1pPUFQyMjAxIGlzIG5vdCBzZXQKCiMKIyBNYWduZXRvbWV0ZXIgc2Vuc29ycwoj CiMgQ09ORklHX0FLODk3NSBpcyBub3Qgc2V0CiMgQ09ORklHX0FLMDk5MTEgaXMgbm90IHNldAoj IENPTkZJR19CTUMxNTBfTUFHTl9JMkMgaXMgbm90IHNldAojIENPTkZJR19CTUMxNTBfTUFHTl9T UEkgaXMgbm90IHNldAojIENPTkZJR19NQUczMTEwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TRU5T T1JfTUFHTkVUT01FVEVSXzNEPW0KIyBDT05GSUdfTU1DMzUyNDAgaXMgbm90IHNldAojIENPTkZJ R19JSU9fU1RfTUFHTl8zQVhJUyBpcyBub3Qgc2V0CiMgQ09ORklHX1NFTlNPUlNfSE1DNTg0M19J MkMgaXMgbm90IHNldAojIENPTkZJR19TRU5TT1JTX0hNQzU4NDNfU1BJIGlzIG5vdCBzZXQKIyBD T05GSUdfU0VOU09SU19STTMxMDBfSTJDIGlzIG5vdCBzZXQKIyBDT05GSUdfU0VOU09SU19STTMx MDBfU1BJIGlzIG5vdCBzZXQKCiMKIyBNdWx0aXBsZXhlcnMKIwoKIwojIEluY2xpbm9tZXRlciBz ZW5zb3JzCiMKQ09ORklHX0hJRF9TRU5TT1JfSU5DTElOT01FVEVSXzNEPW0KQ09ORklHX0hJRF9T RU5TT1JfREVWSUNFX1JPVEFUSU9OPW0KCiMKIyBUcmlnZ2VycyAtIHN0YW5kYWxvbmUKIwojIENP TkZJR19JSU9fSU5URVJSVVBUX1RSSUdHRVIgaXMgbm90IHNldAojIENPTkZJR19JSU9fU1lTRlNf VFJJR0dFUiBpcyBub3Qgc2V0CgojCiMgRGlnaXRhbCBwb3RlbnRpb21ldGVycwojCiMgQ09ORklH X0FENTI3MiBpcyBub3Qgc2V0CiMgQ09ORklHX0RTMTgwMyBpcyBub3Qgc2V0CiMgQ09ORklHX01B WDU0ODEgaXMgbm90IHNldAojIENPTkZJR19NQVg1NDg3IGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQ NDAxOCBpcyBub3Qgc2V0CiMgQ09ORklHX01DUDQxMzEgaXMgbm90IHNldAojIENPTkZJR19NQ1A0 NTMxIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNQNDEwMTAgaXMgbm90IHNldAojIENPTkZJR19UUEww MTAyIGlzIG5vdCBzZXQKCiMKIyBEaWdpdGFsIHBvdGVudGlvc3RhdHMKIwojIENPTkZJR19MTVA5 MTAwMCBpcyBub3Qgc2V0CgojCiMgUHJlc3N1cmUgc2Vuc29ycwojCiMgQ09ORklHX0FCUDA2ME1H IGlzIG5vdCBzZXQKIyBDT05GSUdfQk1QMjgwIGlzIG5vdCBzZXQKQ09ORklHX0hJRF9TRU5TT1Jf UFJFU1M9bQojIENPTkZJR19IUDAzIGlzIG5vdCBzZXQKIyBDT05GSUdfTVBMMTE1X0kyQyBpcyBu b3Qgc2V0CiMgQ09ORklHX01QTDExNV9TUEkgaXMgbm90IHNldAojIENPTkZJR19NUEwzMTE1IGlz IG5vdCBzZXQKIyBDT05GSUdfTVM1NjExIGlzIG5vdCBzZXQKIyBDT05GSUdfTVM1NjM3IGlzIG5v dCBzZXQKIyBDT05GSUdfSUlPX1NUX1BSRVNTIGlzIG5vdCBzZXQKIyBDT05GSUdfVDU0MDMgaXMg bm90IHNldAojIENPTkZJR19IUDIwNkMgaXMgbm90IHNldAojIENPTkZJR19aUEEyMzI2IGlzIG5v dCBzZXQKCiMKIyBMaWdodG5pbmcgc2Vuc29ycwojCiMgQ09ORklHX0FTMzkzNSBpcyBub3Qgc2V0 CgojCiMgUHJveGltaXR5IGFuZCBkaXN0YW5jZSBzZW5zb3JzCiMKIyBDT05GSUdfSVNMMjk1MDEg aXMgbm90IHNldAojIENPTkZJR19MSURBUl9MSVRFX1YyIGlzIG5vdCBzZXQKIyBDT05GSUdfUkZE Nzc0MDIgaXMgbm90IHNldAojIENPTkZJR19TUkYwNCBpcyBub3Qgc2V0CiMgQ09ORklHX1NYOTUw MCBpcyBub3Qgc2V0CiMgQ09ORklHX1NSRjA4IGlzIG5vdCBzZXQKIyBDT05GSUdfVkw1M0wwWF9J MkMgaXMgbm90IHNldAoKIwojIFJlc29sdmVyIHRvIGRpZ2l0YWwgY29udmVydGVycwojCiMgQ09O RklHX0FEMlM5MCBpcyBub3Qgc2V0CiMgQ09ORklHX0FEMlMxMjAwIGlzIG5vdCBzZXQKCiMKIyBU ZW1wZXJhdHVyZSBzZW5zb3JzCiMKIyBDT05GSUdfTUFYSU1fVEhFUk1PQ09VUExFIGlzIG5vdCBz ZXQKIyBDT05GSUdfSElEX1NFTlNPUl9URU1QIGlzIG5vdCBzZXQKIyBDT05GSUdfTUxYOTA2MTQg aXMgbm90IHNldAojIENPTkZJR19NTFg5MDYzMiBpcyBub3Qgc2V0CiMgQ09ORklHX1RNUDAwNiBp cyBub3Qgc2V0CiMgQ09ORklHX1RNUDAwNyBpcyBub3Qgc2V0CiMgQ09ORklHX1RTWVMwMSBpcyBu b3Qgc2V0CiMgQ09ORklHX1RTWVMwMkQgaXMgbm90IHNldApDT05GSUdfTlRCPW0KQ09ORklHX05U Ql9BTUQ9bQojIENPTkZJR19OVEJfSURUIGlzIG5vdCBzZXQKIyBDT05GSUdfTlRCX0lOVEVMIGlz IG5vdCBzZXQKIyBDT05GSUdfTlRCX1NXSVRDSFRFQyBpcyBub3Qgc2V0CiMgQ09ORklHX05UQl9Q SU5HUE9ORyBpcyBub3Qgc2V0CiMgQ09ORklHX05UQl9UT09MIGlzIG5vdCBzZXQKQ09ORklHX05U Ql9QRVJGPW0KQ09ORklHX05UQl9UUkFOU1BPUlQ9bQojIENPTkZJR19WTUVfQlVTIGlzIG5vdCBz ZXQKQ09ORklHX1BXTT15CkNPTkZJR19QV01fU1lTRlM9eQojIENPTkZJR19QV01fTFBTU19QQ0kg aXMgbm90IHNldAojIENPTkZJR19QV01fTFBTU19QTEFURk9STSBpcyBub3Qgc2V0CiMgQ09ORklH X1BXTV9QQ0E5Njg1IGlzIG5vdCBzZXQKCiMKIyBJUlEgY2hpcCBzdXBwb3J0CiMKQ09ORklHX0FS TV9HSUNfTUFYX05SPTEKIyBDT05GSUdfSVBBQ0tfQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfUkVT RVRfQ09OVFJPTExFUiBpcyBub3Qgc2V0CiMgQ09ORklHX0ZNQyBpcyBub3Qgc2V0CgojCiMgUEhZ IFN1YnN5c3RlbQojCkNPTkZJR19HRU5FUklDX1BIWT15CiMgQ09ORklHX0JDTV9LT05BX1VTQjJf UEhZIGlzIG5vdCBzZXQKIyBDT05GSUdfUEhZX1BYQV8yOE5NX0hTSUMgaXMgbm90IHNldAojIENP TkZJR19QSFlfUFhBXzI4Tk1fVVNCMiBpcyBub3Qgc2V0CiMgQ09ORklHX1BIWV9DUENBUF9VU0Ig aXMgbm90IHNldApDT05GSUdfUE9XRVJDQVA9eQpDT05GSUdfSU5URUxfUkFQTD1tCiMgQ09ORklH X0lETEVfSU5KRUNUIGlzIG5vdCBzZXQKIyBDT05GSUdfTUNCIGlzIG5vdCBzZXQKCiMKIyBQZXJm b3JtYW5jZSBtb25pdG9yIHN1cHBvcnQKIwpDT05GSUdfUkFTPXkKIyBDT05GSUdfUkFTX0NFQyBp cyBub3Qgc2V0CkNPTkZJR19USFVOREVSQk9MVD15CgojCiMgQW5kcm9pZAojCiMgQ09ORklHX0FO RFJPSUQgaXMgbm90IHNldApDT05GSUdfTElCTlZESU1NPW0KQ09ORklHX0JMS19ERVZfUE1FTT1t CkNPTkZJR19ORF9CTEs9bQpDT05GSUdfTkRfQ0xBSU09eQpDT05GSUdfTkRfQlRUPW0KQ09ORklH X0JUVD15CkNPTkZJR19ORF9QRk49bQpDT05GSUdfTlZESU1NX1BGTj15CkNPTkZJR19OVkRJTU1f REFYPXkKQ09ORklHX05WRElNTV9LRVlTPXkKQ09ORklHX0RBWF9EUklWRVI9eQpDT05GSUdfREFY PXkKQ09ORklHX0RFVl9EQVg9bQpDT05GSUdfREVWX0RBWF9QTUVNPW0KQ09ORklHX0RFVl9EQVhf S01FTT1tCkNPTkZJR19ERVZfREFYX1BNRU1fQ09NUEFUPW0KQ09ORklHX05WTUVNPXkKCiMKIyBI VyB0cmFjaW5nIHN1cHBvcnQKIwojIENPTkZJR19TVE0gaXMgbm90IHNldAojIENPTkZJR19JTlRF TF9USCBpcyBub3Qgc2V0CiMgQ09ORklHX0ZQR0EgaXMgbm90IHNldApDT05GSUdfUE1fT1BQPXkK IyBDT05GSUdfVU5JU1lTX1ZJU09SQlVTIGlzIG5vdCBzZXQKIyBDT05GSUdfU0lPWCBpcyBub3Qg c2V0CiMgQ09ORklHX1NMSU1CVVMgaXMgbm90IHNldAojIENPTkZJR19JTlRFUkNPTk5FQ1QgaXMg bm90IHNldAoKIwojIEZpbGUgc3lzdGVtcwojCkNPTkZJR19EQ0FDSEVfV09SRF9BQ0NFU1M9eQpD T05GSUdfVkFMSURBVEVfRlNfUEFSU0VSPXkKQ09ORklHX0ZTX0lPTUFQPXkKIyBDT05GSUdfRVhU Ml9GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0VYVDNfRlMgaXMgbm90IHNldApDT05GSUdfRVhUNF9G Uz1tCkNPTkZJR19FWFQ0X1VTRV9GT1JfRVhUMj15CkNPTkZJR19FWFQ0X0ZTX1BPU0lYX0FDTD15 CkNPTkZJR19FWFQ0X0ZTX1NFQ1VSSVRZPXkKIyBDT05GSUdfRVhUNF9ERUJVRyBpcyBub3Qgc2V0 CkNPTkZJR19KQkQyPW0KIyBDT05GSUdfSkJEMl9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19GU19N QkNBQ0hFPW0KIyBDT05GSUdfUkVJU0VSRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19KRlNfRlMg aXMgbm90IHNldApDT05GSUdfWEZTX0ZTPW0KQ09ORklHX1hGU19RVU9UQT15CkNPTkZJR19YRlNf UE9TSVhfQUNMPXkKQ09ORklHX1hGU19SVD15CkNPTkZJR19YRlNfT05MSU5FX1NDUlVCPXkKQ09O RklHX1hGU19PTkxJTkVfUkVQQUlSPXkKQ09ORklHX1hGU19ERUJVRz15CkNPTkZJR19YRlNfQVNT RVJUX0ZBVEFMPXkKQ09ORklHX0dGUzJfRlM9bQpDT05GSUdfR0ZTMl9GU19MT0NLSU5HX0RMTT15 CkNPTkZJR19PQ0ZTMl9GUz1tCkNPTkZJR19PQ0ZTMl9GU19PMkNCPW0KQ09ORklHX09DRlMyX0ZT X1VTRVJTUEFDRV9DTFVTVEVSPW0KQ09ORklHX09DRlMyX0ZTX1NUQVRTPXkKQ09ORklHX09DRlMy X0RFQlVHX01BU0tMT0c9eQojIENPTkZJR19PQ0ZTMl9ERUJVR19GUyBpcyBub3Qgc2V0CkNPTkZJ R19CVFJGU19GUz1tCkNPTkZJR19CVFJGU19GU19QT1NJWF9BQ0w9eQojIENPTkZJR19CVFJGU19G U19DSEVDS19JTlRFR1JJVFkgaXMgbm90IHNldAojIENPTkZJR19CVFJGU19GU19SVU5fU0FOSVRZ X1RFU1RTIGlzIG5vdCBzZXQKIyBDT05GSUdfQlRSRlNfREVCVUcgaXMgbm90IHNldAojIENPTkZJ R19CVFJGU19BU1NFUlQgaXMgbm90IHNldAojIENPTkZJR19CVFJGU19GU19SRUZfVkVSSUZZIGlz IG5vdCBzZXQKIyBDT05GSUdfTklMRlMyX0ZTIGlzIG5vdCBzZXQKQ09ORklHX0YyRlNfRlM9bQpD T05GSUdfRjJGU19TVEFUX0ZTPXkKQ09ORklHX0YyRlNfRlNfWEFUVFI9eQpDT05GSUdfRjJGU19G U19QT1NJWF9BQ0w9eQojIENPTkZJR19GMkZTX0ZTX1NFQ1VSSVRZIGlzIG5vdCBzZXQKIyBDT05G SUdfRjJGU19DSEVDS19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0YyRlNfSU9fVFJBQ0UgaXMgbm90 IHNldAojIENPTkZJR19GMkZTX0ZBVUxUX0lOSkVDVElPTiBpcyBub3Qgc2V0CkNPTkZJR19GU19E QVg9eQpDT05GSUdfRlNfREFYX1BNRD15CkNPTkZJR19GU19QT1NJWF9BQ0w9eQpDT05GSUdfRVhQ T1JURlM9eQpDT05GSUdfRVhQT1JURlNfQkxPQ0tfT1BTPXkKQ09ORklHX0ZJTEVfTE9DS0lORz15 CkNPTkZJR19NQU5EQVRPUllfRklMRV9MT0NLSU5HPXkKQ09ORklHX0ZTX0VOQ1JZUFRJT049eQpD T05GSUdfRlNOT1RJRlk9eQpDT05GSUdfRE5PVElGWT15CkNPTkZJR19JTk9USUZZX1VTRVI9eQpD T05GSUdfRkFOT1RJRlk9eQpDT05GSUdfRkFOT1RJRllfQUNDRVNTX1BFUk1JU1NJT05TPXkKQ09O RklHX1FVT1RBPXkKQ09ORklHX1FVT1RBX05FVExJTktfSU5URVJGQUNFPXkKQ09ORklHX1BSSU5U X1FVT1RBX1dBUk5JTkc9eQojIENPTkZJR19RVU9UQV9ERUJVRyBpcyBub3Qgc2V0CkNPTkZJR19R VU9UQV9UUkVFPXkKIyBDT05GSUdfUUZNVF9WMSBpcyBub3Qgc2V0CkNPTkZJR19RRk1UX1YyPXkK Q09ORklHX1FVT1RBQ1RMPXkKQ09ORklHX1FVT1RBQ1RMX0NPTVBBVD15CkNPTkZJR19BVVRPRlM0 X0ZTPXkKQ09ORklHX0FVVE9GU19GUz15CkNPTkZJR19GVVNFX0ZTPW0KQ09ORklHX0NVU0U9bQpD T05GSUdfT1ZFUkxBWV9GUz1tCiMgQ09ORklHX09WRVJMQVlfRlNfUkVESVJFQ1RfRElSIGlzIG5v dCBzZXQKIyBDT05GSUdfT1ZFUkxBWV9GU19SRURJUkVDVF9BTFdBWVNfRk9MTE9XIGlzIG5vdCBz ZXQKIyBDT05GSUdfT1ZFUkxBWV9GU19JTkRFWCBpcyBub3Qgc2V0CiMgQ09ORklHX09WRVJMQVlf RlNfWElOT19BVVRPIGlzIG5vdCBzZXQKIyBDT05GSUdfT1ZFUkxBWV9GU19NRVRBQ09QWSBpcyBu b3Qgc2V0CgojCiMgQ2FjaGVzCiMKQ09ORklHX0ZTQ0FDSEU9bQpDT05GSUdfRlNDQUNIRV9TVEFU Uz15CiMgQ09ORklHX0ZTQ0FDSEVfSElTVE9HUkFNIGlzIG5vdCBzZXQKIyBDT05GSUdfRlNDQUNI RV9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX0ZTQ0FDSEVfT0JKRUNUX0xJU1QgaXMgbm90IHNl dApDT05GSUdfQ0FDSEVGSUxFUz1tCiMgQ09ORklHX0NBQ0hFRklMRVNfREVCVUcgaXMgbm90IHNl dAojIENPTkZJR19DQUNIRUZJTEVTX0hJU1RPR1JBTSBpcyBub3Qgc2V0CgojCiMgQ0QtUk9NL0RW RCBGaWxlc3lzdGVtcwojCkNPTkZJR19JU085NjYwX0ZTPW0KQ09ORklHX0pPTElFVD15CkNPTkZJ R19aSVNPRlM9eQpDT05GSUdfVURGX0ZTPW0KCiMKIyBET1MvRkFUL05UIEZpbGVzeXN0ZW1zCiMK Q09ORklHX0ZBVF9GUz1tCkNPTkZJR19NU0RPU19GUz1tCkNPTkZJR19WRkFUX0ZTPW0KQ09ORklH X0ZBVF9ERUZBVUxUX0NPREVQQUdFPTQzNwpDT05GSUdfRkFUX0RFRkFVTFRfSU9DSEFSU0VUPSJh c2NpaSIKIyBDT05GSUdfRkFUX0RFRkFVTFRfVVRGOCBpcyBub3Qgc2V0CiMgQ09ORklHX05URlNf RlMgaXMgbm90IHNldAoKIwojIFBzZXVkbyBmaWxlc3lzdGVtcwojCkNPTkZJR19QUk9DX0ZTPXkK Q09ORklHX1BST0NfS0NPUkU9eQpDT05GSUdfUFJPQ19WTUNPUkU9eQojIENPTkZJR19QUk9DX1ZN Q09SRV9ERVZJQ0VfRFVNUCBpcyBub3Qgc2V0CkNPTkZJR19QUk9DX1NZU0NUTD15CkNPTkZJR19Q Uk9DX1BBR0VfTU9OSVRPUj15CkNPTkZJR19QUk9DX0NISUxEUkVOPXkKQ09ORklHX0tFUk5GUz15 CkNPTkZJR19TWVNGUz15CkNPTkZJR19UTVBGUz15CkNPTkZJR19UTVBGU19QT1NJWF9BQ0w9eQpD T05GSUdfVE1QRlNfWEFUVFI9eQpDT05GSUdfSFVHRVRMQkZTPXkKQ09ORklHX0hVR0VUTEJfUEFH RT15CkNPTkZJR19NRU1GRF9DUkVBVEU9eQpDT05GSUdfQVJDSF9IQVNfR0lHQU5USUNfUEFHRT15 CkNPTkZJR19DT05GSUdGU19GUz15CkNPTkZJR19FRklWQVJfRlM9eQpDT05GSUdfTUlTQ19GSUxF U1lTVEVNUz15CiMgQ09ORklHX09SQU5HRUZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfQURGU19G UyBpcyBub3Qgc2V0CiMgQ09ORklHX0FGRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19FQ1JZUFRf RlMgaXMgbm90IHNldAojIENPTkZJR19IRlNfRlMgaXMgbm90IHNldAojIENPTkZJR19IRlNQTFVT X0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfQkVGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0JGU19G UyBpcyBub3Qgc2V0CiMgQ09ORklHX0VGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX0pGRlMyX0ZT IGlzIG5vdCBzZXQKIyBDT05GSUdfVUJJRlNfRlMgaXMgbm90IHNldApDT05GSUdfQ1JBTUZTPW0K Q09ORklHX0NSQU1GU19CTE9DS0RFVj15CiMgQ09ORklHX0NSQU1GU19NVEQgaXMgbm90IHNldApD T05GSUdfU1FVQVNIRlM9bQpDT05GSUdfU1FVQVNIRlNfRklMRV9DQUNIRT15CiMgQ09ORklHX1NR VUFTSEZTX0ZJTEVfRElSRUNUIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX0RFQ09NUF9TSU5H TEU9eQojIENPTkZJR19TUVVBU0hGU19ERUNPTVBfTVVMVEkgaXMgbm90IHNldAojIENPTkZJR19T UVVBU0hGU19ERUNPTVBfTVVMVElfUEVSQ1BVIGlzIG5vdCBzZXQKQ09ORklHX1NRVUFTSEZTX1hB VFRSPXkKQ09ORklHX1NRVUFTSEZTX1pMSUI9eQojIENPTkZJR19TUVVBU0hGU19MWjQgaXMgbm90 IHNldApDT05GSUdfU1FVQVNIRlNfTFpPPXkKQ09ORklHX1NRVUFTSEZTX1haPXkKIyBDT05GSUdf U1FVQVNIRlNfWlNURCBpcyBub3Qgc2V0CiMgQ09ORklHX1NRVUFTSEZTXzRLX0RFVkJMS19TSVpF IGlzIG5vdCBzZXQKIyBDT05GSUdfU1FVQVNIRlNfRU1CRURERUQgaXMgbm90IHNldApDT05GSUdf U1FVQVNIRlNfRlJBR01FTlRfQ0FDSEVfU0laRT0zCiMgQ09ORklHX1ZYRlNfRlMgaXMgbm90IHNl dApDT05GSUdfTUlOSVhfRlM9bQojIENPTkZJR19PTUZTX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdf SFBGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1FOWDRGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklH X1FOWDZGU19GUyBpcyBub3Qgc2V0CiMgQ09ORklHX1JPTUZTX0ZTIGlzIG5vdCBzZXQKQ09ORklH X1BTVE9SRT15CkNPTkZJR19QU1RPUkVfREVGTEFURV9DT01QUkVTUz15CiMgQ09ORklHX1BTVE9S RV9MWk9fQ09NUFJFU1MgaXMgbm90IHNldAojIENPTkZJR19QU1RPUkVfTFo0X0NPTVBSRVNTIGlz IG5vdCBzZXQKIyBDT05GSUdfUFNUT1JFX0xaNEhDX0NPTVBSRVNTIGlzIG5vdCBzZXQKIyBDT05G SUdfUFNUT1JFXzg0Ml9DT01QUkVTUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BTVE9SRV9aU1REX0NP TVBSRVNTIGlzIG5vdCBzZXQKQ09ORklHX1BTVE9SRV9DT01QUkVTUz15CkNPTkZJR19QU1RPUkVf REVGTEFURV9DT01QUkVTU19ERUZBVUxUPXkKQ09ORklHX1BTVE9SRV9DT01QUkVTU19ERUZBVUxU PSJkZWZsYXRlIgpDT05GSUdfUFNUT1JFX0NPTlNPTEU9eQpDT05GSUdfUFNUT1JFX1BNU0c9eQoj IENPTkZJR19QU1RPUkVfRlRSQUNFIGlzIG5vdCBzZXQKQ09ORklHX1BTVE9SRV9SQU09bQojIENP TkZJR19TWVNWX0ZTIGlzIG5vdCBzZXQKIyBDT05GSUdfVUZTX0ZTIGlzIG5vdCBzZXQKQ09ORklH X05FVFdPUktfRklMRVNZU1RFTVM9eQpDT05GSUdfTkZTX0ZTPXkKIyBDT05GSUdfTkZTX1YyIGlz IG5vdCBzZXQKQ09ORklHX05GU19WMz15CkNPTkZJR19ORlNfVjNfQUNMPXkKQ09ORklHX05GU19W ND1tCiMgQ09ORklHX05GU19TV0FQIGlzIG5vdCBzZXQKQ09ORklHX05GU19WNF8xPXkKQ09ORklH X05GU19WNF8yPXkKQ09ORklHX1BORlNfRklMRV9MQVlPVVQ9bQpDT05GSUdfUE5GU19CTE9DSz1t CkNPTkZJR19QTkZTX0ZMRVhGSUxFX0xBWU9VVD1tCkNPTkZJR19ORlNfVjRfMV9JTVBMRU1FTlRB VElPTl9JRF9ET01BSU49Imtlcm5lbC5vcmciCiMgQ09ORklHX05GU19WNF8xX01JR1JBVElPTiBp cyBub3Qgc2V0CkNPTkZJR19ORlNfVjRfU0VDVVJJVFlfTEFCRUw9eQpDT05GSUdfUk9PVF9ORlM9 eQojIENPTkZJR19ORlNfVVNFX0xFR0FDWV9ETlMgaXMgbm90IHNldApDT05GSUdfTkZTX1VTRV9L RVJORUxfRE5TPXkKQ09ORklHX05GU19ERUJVRz15CkNPTkZJR19ORlNEPW0KQ09ORklHX05GU0Rf VjJfQUNMPXkKQ09ORklHX05GU0RfVjM9eQpDT05GSUdfTkZTRF9WM19BQ0w9eQpDT05GSUdfTkZT RF9WND15CkNPTkZJR19ORlNEX1BORlM9eQojIENPTkZJR19ORlNEX0JMT0NLTEFZT1VUIGlzIG5v dCBzZXQKQ09ORklHX05GU0RfU0NTSUxBWU9VVD15CiMgQ09ORklHX05GU0RfRkxFWEZJTEVMQVlP VVQgaXMgbm90IHNldApDT05GSUdfTkZTRF9WNF9TRUNVUklUWV9MQUJFTD15CiMgQ09ORklHX05G U0RfRkFVTFRfSU5KRUNUSU9OIGlzIG5vdCBzZXQKQ09ORklHX0dSQUNFX1BFUklPRD15CkNPTkZJ R19MT0NLRD15CkNPTkZJR19MT0NLRF9WND15CkNPTkZJR19ORlNfQUNMX1NVUFBPUlQ9eQpDT05G SUdfTkZTX0NPTU1PTj15CkNPTkZJR19TVU5SUEM9eQpDT05GSUdfU1VOUlBDX0dTUz1tCkNPTkZJ R19TVU5SUENfQkFDS0NIQU5ORUw9eQpDT05GSUdfUlBDU0VDX0dTU19LUkI1PW0KIyBDT05GSUdf Q09ORklHX1NVTlJQQ19ESVNBQkxFX0lOU0VDVVJFX0VOQ1RZUEVTIGlzIG5vdCBzZXQKQ09ORklH X1NVTlJQQ19ERUJVRz15CkNPTkZJR19DRVBIX0ZTPW0KIyBDT05GSUdfQ0VQSF9GU0NBQ0hFIGlz IG5vdCBzZXQKQ09ORklHX0NFUEhfRlNfUE9TSVhfQUNMPXkKQ09ORklHX0NJRlM9bQojIENPTkZJ R19DSUZTX1NUQVRTMiBpcyBub3Qgc2V0CkNPTkZJR19DSUZTX0FMTE9XX0lOU0VDVVJFX0xFR0FD WT15CkNPTkZJR19DSUZTX1dFQUtfUFdfSEFTSD15CkNPTkZJR19DSUZTX1VQQ0FMTD15CkNPTkZJ R19DSUZTX1hBVFRSPXkKQ09ORklHX0NJRlNfUE9TSVg9eQpDT05GSUdfQ0lGU19BQ0w9eQpDT05G SUdfQ0lGU19ERUJVRz15CiMgQ09ORklHX0NJRlNfREVCVUcyIGlzIG5vdCBzZXQKIyBDT05GSUdf Q0lGU19ERUJVR19EVU1QX0tFWVMgaXMgbm90IHNldApDT05GSUdfQ0lGU19ERlNfVVBDQUxMPXkK IyBDT05GSUdfQ0lGU19GU0NBQ0hFIGlzIG5vdCBzZXQKIyBDT05GSUdfQ09EQV9GUyBpcyBub3Qg c2V0CiMgQ09ORklHX0FGU19GUyBpcyBub3Qgc2V0CkNPTkZJR185UF9GUz15CkNPTkZJR185UF9G U19QT1NJWF9BQ0w9eQojIENPTkZJR185UF9GU19TRUNVUklUWSBpcyBub3Qgc2V0CkNPTkZJR19O TFM9eQpDT05GSUdfTkxTX0RFRkFVTFQ9InV0ZjgiCkNPTkZJR19OTFNfQ09ERVBBR0VfNDM3PXkK Q09ORklHX05MU19DT0RFUEFHRV83Mzc9bQpDT05GSUdfTkxTX0NPREVQQUdFXzc3NT1tCkNPTkZJ R19OTFNfQ09ERVBBR0VfODUwPW0KQ09ORklHX05MU19DT0RFUEFHRV84NTI9bQpDT05GSUdfTkxT X0NPREVQQUdFXzg1NT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfODU3PW0KQ09ORklHX05MU19DT0RF UEFHRV84NjA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2MT1tCkNPTkZJR19OTFNfQ09ERVBBR0Vf ODYyPW0KQ09ORklHX05MU19DT0RFUEFHRV84NjM9bQpDT05GSUdfTkxTX0NPREVQQUdFXzg2ND1t CkNPTkZJR19OTFNfQ09ERVBBR0VfODY1PW0KQ09ORklHX05MU19DT0RFUEFHRV84NjY9bQpDT05G SUdfTkxTX0NPREVQQUdFXzg2OT1tCkNPTkZJR19OTFNfQ09ERVBBR0VfOTM2PW0KQ09ORklHX05M U19DT0RFUEFHRV85NTA9bQpDT05GSUdfTkxTX0NPREVQQUdFXzkzMj1tCkNPTkZJR19OTFNfQ09E RVBBR0VfOTQ5PW0KQ09ORklHX05MU19DT0RFUEFHRV84NzQ9bQpDT05GSUdfTkxTX0lTTzg4NTlf OD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfMTI1MD1tCkNPTkZJR19OTFNfQ09ERVBBR0VfMTI1MT1t CkNPTkZJR19OTFNfQVNDSUk9eQpDT05GSUdfTkxTX0lTTzg4NTlfMT1tCkNPTkZJR19OTFNfSVNP ODg1OV8yPW0KQ09ORklHX05MU19JU084ODU5XzM9bQpDT05GSUdfTkxTX0lTTzg4NTlfND1tCkNP TkZJR19OTFNfSVNPODg1OV81PW0KQ09ORklHX05MU19JU084ODU5XzY9bQpDT05GSUdfTkxTX0lT Tzg4NTlfNz1tCkNPTkZJR19OTFNfSVNPODg1OV85PW0KQ09ORklHX05MU19JU084ODU5XzEzPW0K Q09ORklHX05MU19JU084ODU5XzE0PW0KQ09ORklHX05MU19JU084ODU5XzE1PW0KQ09ORklHX05M U19LT0k4X1I9bQpDT05GSUdfTkxTX0tPSThfVT1tCkNPTkZJR19OTFNfTUFDX1JPTUFOPW0KQ09O RklHX05MU19NQUNfQ0VMVElDPW0KQ09ORklHX05MU19NQUNfQ0VOVEVVUk89bQpDT05GSUdfTkxT X01BQ19DUk9BVElBTj1tCkNPTkZJR19OTFNfTUFDX0NZUklMTElDPW0KQ09ORklHX05MU19NQUNf R0FFTElDPW0KQ09ORklHX05MU19NQUNfR1JFRUs9bQpDT05GSUdfTkxTX01BQ19JQ0VMQU5EPW0K Q09ORklHX05MU19NQUNfSU5VSVQ9bQpDT05GSUdfTkxTX01BQ19ST01BTklBTj1tCkNPTkZJR19O TFNfTUFDX1RVUktJU0g9bQpDT05GSUdfTkxTX1VURjg9bQpDT05GSUdfRExNPW0KQ09ORklHX0RM TV9ERUJVRz15CgojCiMgU2VjdXJpdHkgb3B0aW9ucwojCkNPTkZJR19LRVlTPXkKQ09ORklHX0tF WVNfQ09NUEFUPXkKQ09ORklHX1BFUlNJU1RFTlRfS0VZUklOR1M9eQpDT05GSUdfQklHX0tFWVM9 eQpDT05GSUdfVFJVU1RFRF9LRVlTPXkKQ09ORklHX0VOQ1JZUFRFRF9LRVlTPXkKIyBDT05GSUdf S0VZX0RIX09QRVJBVElPTlMgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWV9ETUVTR19SRVNU UklDVCBpcyBub3Qgc2V0CkNPTkZJR19TRUNVUklUWT15CkNPTkZJR19TRUNVUklUWV9XUklUQUJM RV9IT09LUz15CkNPTkZJR19TRUNVUklUWUZTPXkKQ09ORklHX1NFQ1VSSVRZX05FVFdPUks9eQpD T05GSUdfUEFHRV9UQUJMRV9JU09MQVRJT049eQpDT05GSUdfU0VDVVJJVFlfTkVUV09SS19YRlJN PXkKQ09ORklHX1NFQ1VSSVRZX1BBVEg9eQpDT05GSUdfSU5URUxfVFhUPXkKQ09ORklHX0xTTV9N TUFQX01JTl9BRERSPTY1NTM1CkNPTkZJR19IQVZFX0hBUkRFTkVEX1VTRVJDT1BZX0FMTE9DQVRP Uj15CkNPTkZJR19IQVJERU5FRF9VU0VSQ09QWT15CkNPTkZJR19IQVJERU5FRF9VU0VSQ09QWV9G QUxMQkFDSz15CiMgQ09ORklHX0hBUkRFTkVEX1VTRVJDT1BZX1BBR0VTUEFOIGlzIG5vdCBzZXQK IyBDT05GSUdfRk9SVElGWV9TT1VSQ0UgaXMgbm90IHNldAojIENPTkZJR19TVEFUSUNfVVNFUk1P REVIRUxQRVIgaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfU0VMSU5VWD15CkNPTkZJR19TRUNV UklUWV9TRUxJTlVYX0JPT1RQQVJBTT15CkNPTkZJR19TRUNVUklUWV9TRUxJTlVYX0RJU0FCTEU9 eQpDT05GSUdfU0VDVVJJVFlfU0VMSU5VWF9ERVZFTE9QPXkKQ09ORklHX1NFQ1VSSVRZX1NFTElO VVhfQVZDX1NUQVRTPXkKQ09ORklHX1NFQ1VSSVRZX1NFTElOVVhfQ0hFQ0tSRVFQUk9UX1ZBTFVF PTEKIyBDT05GSUdfU0VDVVJJVFlfU01BQ0sgaXMgbm90IHNldAojIENPTkZJR19TRUNVUklUWV9U T01PWU8gaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfQVBQQVJNT1I9eQpDT05GSUdfU0VDVVJJ VFlfQVBQQVJNT1JfSEFTSD15CkNPTkZJR19TRUNVUklUWV9BUFBBUk1PUl9IQVNIX0RFRkFVTFQ9 eQojIENPTkZJR19TRUNVUklUWV9BUFBBUk1PUl9ERUJVRyBpcyBub3Qgc2V0CiMgQ09ORklHX1NF Q1VSSVRZX0xPQURQSU4gaXMgbm90IHNldApDT05GSUdfU0VDVVJJVFlfWUFNQT15CiMgQ09ORklH X1NFQ1VSSVRZX1NBRkVTRVRJRCBpcyBub3Qgc2V0CkNPTkZJR19JTlRFR1JJVFk9eQpDT05GSUdf SU5URUdSSVRZX1NJR05BVFVSRT15CkNPTkZJR19JTlRFR1JJVFlfQVNZTU1FVFJJQ19LRVlTPXkK Q09ORklHX0lOVEVHUklUWV9UUlVTVEVEX0tFWVJJTkc9eQojIENPTkZJR19JTlRFR1JJVFlfUExB VEZPUk1fS0VZUklORyBpcyBub3Qgc2V0CkNPTkZJR19JTlRFR1JJVFlfQVVESVQ9eQpDT05GSUdf SU1BPXkKQ09ORklHX0lNQV9NRUFTVVJFX1BDUl9JRFg9MTAKQ09ORklHX0lNQV9MU01fUlVMRVM9 eQojIENPTkZJR19JTUFfVEVNUExBVEUgaXMgbm90IHNldApDT05GSUdfSU1BX05HX1RFTVBMQVRF PXkKIyBDT05GSUdfSU1BX1NJR19URU1QTEFURSBpcyBub3Qgc2V0CkNPTkZJR19JTUFfREVGQVVM VF9URU1QTEFURT0iaW1hLW5nIgpDT05GSUdfSU1BX0RFRkFVTFRfSEFTSF9TSEExPXkKIyBDT05G SUdfSU1BX0RFRkFVTFRfSEFTSF9TSEEyNTYgaXMgbm90IHNldApDT05GSUdfSU1BX0RFRkFVTFRf SEFTSD0ic2hhMSIKIyBDT05GSUdfSU1BX1dSSVRFX1BPTElDWSBpcyBub3Qgc2V0CiMgQ09ORklH X0lNQV9SRUFEX1BPTElDWSBpcyBub3Qgc2V0CkNPTkZJR19JTUFfQVBQUkFJU0U9eQojIENPTkZJ R19JTUFfQVJDSF9QT0xJQ1kgaXMgbm90IHNldAojIENPTkZJR19JTUFfQVBQUkFJU0VfQlVJTERf UE9MSUNZIGlzIG5vdCBzZXQKQ09ORklHX0lNQV9BUFBSQUlTRV9CT09UUEFSQU09eQpDT05GSUdf SU1BX1RSVVNURURfS0VZUklORz15CiMgQ09ORklHX0lNQV9CTEFDS0xJU1RfS0VZUklORyBpcyBu b3Qgc2V0CiMgQ09ORklHX0lNQV9MT0FEX1g1MDkgaXMgbm90IHNldApDT05GSUdfRVZNPXkKQ09O RklHX0VWTV9BVFRSX0ZTVVVJRD15CiMgQ09ORklHX0VWTV9BRERfWEFUVFJTIGlzIG5vdCBzZXQK IyBDT05GSUdfRVZNX0xPQURfWDUwOSBpcyBub3Qgc2V0CkNPTkZJR19ERUZBVUxUX1NFQ1VSSVRZ X1NFTElOVVg9eQojIENPTkZJR19ERUZBVUxUX1NFQ1VSSVRZX0FQUEFSTU9SIGlzIG5vdCBzZXQK IyBDT05GSUdfREVGQVVMVF9TRUNVUklUWV9EQUMgaXMgbm90IHNldApDT05GSUdfTFNNPSJ5YW1h LGxvYWRwaW4sc2FmZXNldGlkLGludGVncml0eSxzZWxpbnV4LHNtYWNrLHRvbW95byxhcHBhcm1v ciIKQ09ORklHX1hPUl9CTE9DS1M9bQpDT05GSUdfQVNZTkNfQ09SRT1tCkNPTkZJR19BU1lOQ19N RU1DUFk9bQpDT05GSUdfQVNZTkNfWE9SPW0KQ09ORklHX0FTWU5DX1BRPW0KQ09ORklHX0FTWU5D X1JBSUQ2X1JFQ09WPW0KQ09ORklHX0NSWVBUTz15CgojCiMgQ3J5cHRvIGNvcmUgb3IgaGVscGVy CiMKQ09ORklHX0NSWVBUT19BTEdBUEk9eQpDT05GSUdfQ1JZUFRPX0FMR0FQSTI9eQpDT05GSUdf Q1JZUFRPX0FFQUQ9eQpDT05GSUdfQ1JZUFRPX0FFQUQyPXkKQ09ORklHX0NSWVBUT19CTEtDSVBI RVI9eQpDT05GSUdfQ1JZUFRPX0JMS0NJUEhFUjI9eQpDT05GSUdfQ1JZUFRPX0hBU0g9eQpDT05G SUdfQ1JZUFRPX0hBU0gyPXkKQ09ORklHX0NSWVBUT19STkc9eQpDT05GSUdfQ1JZUFRPX1JORzI9 eQpDT05GSUdfQ1JZUFRPX1JOR19ERUZBVUxUPXkKQ09ORklHX0NSWVBUT19BS0NJUEhFUjI9eQpD T05GSUdfQ1JZUFRPX0FLQ0lQSEVSPXkKQ09ORklHX0NSWVBUT19LUFAyPXkKQ09ORklHX0NSWVBU T19LUFA9bQpDT05GSUdfQ1JZUFRPX0FDT01QMj15CkNPTkZJR19DUllQVE9fUlNBPXkKQ09ORklH X0NSWVBUT19ESD1tCkNPTkZJR19DUllQVE9fRUNESD1tCkNPTkZJR19DUllQVE9fTUFOQUdFUj15 CkNPTkZJR19DUllQVE9fTUFOQUdFUjI9eQpDT05GSUdfQ1JZUFRPX1VTRVI9bQpDT05GSUdfQ1JZ UFRPX01BTkFHRVJfRElTQUJMRV9URVNUUz15CkNPTkZJR19DUllQVE9fR0YxMjhNVUw9eQpDT05G SUdfQ1JZUFRPX05VTEw9eQpDT05GSUdfQ1JZUFRPX05VTEwyPXkKQ09ORklHX0NSWVBUT19QQ1JZ UFQ9bQpDT05GSUdfQ1JZUFRPX1dPUktRVUVVRT15CkNPTkZJR19DUllQVE9fQ1JZUFREPW0KQ09O RklHX0NSWVBUT19BVVRIRU5DPW0KQ09ORklHX0NSWVBUT19URVNUPW0KQ09ORklHX0NSWVBUT19T SU1EPW0KQ09ORklHX0NSWVBUT19HTFVFX0hFTFBFUl9YODY9bQpDT05GSUdfQ1JZUFRPX0VOR0lO RT1tCgojCiMgQXV0aGVudGljYXRlZCBFbmNyeXB0aW9uIHdpdGggQXNzb2NpYXRlZCBEYXRhCiMK Q09ORklHX0NSWVBUT19DQ009bQpDT05GSUdfQ1JZUFRPX0dDTT15CiMgQ09ORklHX0NSWVBUT19D SEFDSEEyMFBPTFkxMzA1IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMTI4IGlzIG5v dCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMTI4TCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBU T19BRUdJUzI1NiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19BRUdJUzEyOF9BRVNOSV9TU0Uy IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMTI4TF9BRVNOSV9TU0UyIGlzIG5vdCBz ZXQKIyBDT05GSUdfQ1JZUFRPX0FFR0lTMjU2X0FFU05JX1NTRTIgaXMgbm90IHNldAojIENPTkZJ R19DUllQVE9fTU9SVVM2NDAgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fTU9SVVM2NDBfU1NF MiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19NT1JVUzEyODAgaXMgbm90IHNldAojIENPTkZJ R19DUllQVE9fTU9SVVMxMjgwX1NTRTIgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fTU9SVVMx MjgwX0FWWDIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1NFUUlWPXkKQ09ORklHX0NSWVBUT19F Q0hBSU5JVj1tCgojCiMgQmxvY2sgbW9kZXMKIwpDT05GSUdfQ1JZUFRPX0NCQz15CiMgQ09ORklH X0NSWVBUT19DRkIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0NUUj15CkNPTkZJR19DUllQVE9f Q1RTPXkKQ09ORklHX0NSWVBUT19FQ0I9eQpDT05GSUdfQ1JZUFRPX0xSVz1tCiMgQ09ORklHX0NS WVBUT19PRkIgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX1BDQkM9bQpDT05GSUdfQ1JZUFRPX1hU Uz15CiMgQ09ORklHX0NSWVBUT19LRVlXUkFQIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX05I UE9MWTEzMDVfU1NFMiBpcyBub3Qgc2V0CiMgQ09ORklHX0NSWVBUT19OSFBPTFkxMzA1X0FWWDIg aXMgbm90IHNldAojIENPTkZJR19DUllQVE9fQURJQU5UVU0gaXMgbm90IHNldAoKIwojIEhhc2gg bW9kZXMKIwpDT05GSUdfQ1JZUFRPX0NNQUM9bQpDT05GSUdfQ1JZUFRPX0hNQUM9eQpDT05GSUdf Q1JZUFRPX1hDQkM9bQpDT05GSUdfQ1JZUFRPX1ZNQUM9bQoKIwojIERpZ2VzdAojCkNPTkZJR19D UllQVE9fQ1JDMzJDPXkKQ09ORklHX0NSWVBUT19DUkMzMkNfSU5URUw9bQpDT05GSUdfQ1JZUFRP X0NSQzMyPW0KQ09ORklHX0NSWVBUT19DUkMzMl9QQ0xNVUw9bQpDT05GSUdfQ1JZUFRPX0NSQ1Qx MERJRj15CkNPTkZJR19DUllQVE9fQ1JDVDEwRElGX1BDTE1VTD1tCkNPTkZJR19DUllQVE9fR0hB U0g9eQojIENPTkZJR19DUllQVE9fUE9MWTEzMDUgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9f UE9MWTEzMDVfWDg2XzY0IGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19NRDQ9bQpDT05GSUdfQ1JZ UFRPX01ENT15CkNPTkZJR19DUllQVE9fTUlDSEFFTF9NSUM9bQpDT05GSUdfQ1JZUFRPX1JNRDEy OD1tCkNPTkZJR19DUllQVE9fUk1EMTYwPW0KQ09ORklHX0NSWVBUT19STUQyNTY9bQpDT05GSUdf Q1JZUFRPX1JNRDMyMD1tCkNPTkZJR19DUllQVE9fU0hBMT15CkNPTkZJR19DUllQVE9fU0hBMV9T U1NFMz15CkNPTkZJR19DUllQVE9fU0hBMjU2X1NTU0UzPXkKQ09ORklHX0NSWVBUT19TSEE1MTJf U1NTRTM9bQpDT05GSUdfQ1JZUFRPX1NIQTI1Nj15CkNPTkZJR19DUllQVE9fU0hBNTEyPW0KIyBD T05GSUdfQ1JZUFRPX1NIQTMgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fU00zIGlzIG5vdCBz ZXQKIyBDT05GSUdfQ1JZUFRPX1NUUkVFQk9HIGlzIG5vdCBzZXQKQ09ORklHX0NSWVBUT19UR1Ix OTI9bQpDT05GSUdfQ1JZUFRPX1dQNTEyPW0KQ09ORklHX0NSWVBUT19HSEFTSF9DTE1VTF9OSV9J TlRFTD1tCgojCiMgQ2lwaGVycwojCkNPTkZJR19DUllQVE9fQUVTPXkKIyBDT05GSUdfQ1JZUFRP X0FFU19USSBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fQUVTX1g4Nl82ND15CkNPTkZJR19DUllQ VE9fQUVTX05JX0lOVEVMPW0KQ09ORklHX0NSWVBUT19BTlVCSVM9bQpDT05GSUdfQ1JZUFRPX0FS QzQ9bQpDT05GSUdfQ1JZUFRPX0JMT1dGSVNIPW0KQ09ORklHX0NSWVBUT19CTE9XRklTSF9DT01N T049bQpDT05GSUdfQ1JZUFRPX0JMT1dGSVNIX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FNRUxM SUE9bQpDT05GSUdfQ1JZUFRPX0NBTUVMTElBX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FNRUxM SUFfQUVTTklfQVZYX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FNRUxMSUFfQUVTTklfQVZYMl9Y ODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0NBU1RfQ09NTU9OPW0KQ09ORklHX0NSWVBUT19DQVNUNT1t CkNPTkZJR19DUllQVE9fQ0FTVDVfQVZYX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fQ0FTVDY9bQpD T05GSUdfQ1JZUFRPX0NBU1Q2X0FWWF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX0RFUz1tCiMgQ09O RklHX0NSWVBUT19ERVMzX0VERV9YODZfNjQgaXMgbm90IHNldApDT05GSUdfQ1JZUFRPX0ZDUllQ VD1tCkNPTkZJR19DUllQVE9fS0hBWkFEPW0KQ09ORklHX0NSWVBUT19TQUxTQTIwPW0KIyBDT05G SUdfQ1JZUFRPX0NIQUNIQTIwIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX0NIQUNIQTIwX1g4 Nl82NCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fU0VFRD1tCkNPTkZJR19DUllQVE9fU0VSUEVO VD1tCkNPTkZJR19DUllQVE9fU0VSUEVOVF9TU0UyX1g4Nl82ND1tCkNPTkZJR19DUllQVE9fU0VS UEVOVF9BVlhfWDg2XzY0PW0KQ09ORklHX0NSWVBUT19TRVJQRU5UX0FWWDJfWDg2XzY0PW0KIyBD T05GSUdfQ1JZUFRPX1NNNCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fVEVBPW0KQ09ORklHX0NS WVBUT19UV09GSVNIPW0KQ09ORklHX0NSWVBUT19UV09GSVNIX0NPTU1PTj1tCkNPTkZJR19DUllQ VE9fVFdPRklTSF9YODZfNjQ9bQpDT05GSUdfQ1JZUFRPX1RXT0ZJU0hfWDg2XzY0XzNXQVk9bQpD T05GSUdfQ1JZUFRPX1RXT0ZJU0hfQVZYX1g4Nl82ND1tCgojCiMgQ29tcHJlc3Npb24KIwpDT05G SUdfQ1JZUFRPX0RFRkxBVEU9eQpDT05GSUdfQ1JZUFRPX0xaTz15CiMgQ09ORklHX0NSWVBUT184 NDIgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fTFo0IGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZ UFRPX0xaNEhDIGlzIG5vdCBzZXQKIyBDT05GSUdfQ1JZUFRPX1pTVEQgaXMgbm90IHNldAoKIwoj IFJhbmRvbSBOdW1iZXIgR2VuZXJhdGlvbgojCkNPTkZJR19DUllQVE9fQU5TSV9DUFJORz1tCkNP TkZJR19DUllQVE9fRFJCR19NRU5VPXkKQ09ORklHX0NSWVBUT19EUkJHX0hNQUM9eQpDT05GSUdf Q1JZUFRPX0RSQkdfSEFTSD15CkNPTkZJR19DUllQVE9fRFJCR19DVFI9eQpDT05GSUdfQ1JZUFRP X0RSQkc9eQpDT05GSUdfQ1JZUFRPX0pJVFRFUkVOVFJPUFk9eQpDT05GSUdfQ1JZUFRPX1VTRVJf QVBJPXkKQ09ORklHX0NSWVBUT19VU0VSX0FQSV9IQVNIPXkKQ09ORklHX0NSWVBUT19VU0VSX0FQ SV9TS0NJUEhFUj15CkNPTkZJR19DUllQVE9fVVNFUl9BUElfUk5HPW0KIyBDT05GSUdfQ1JZUFRP X1VTRVJfQVBJX0FFQUQgaXMgbm90IHNldAojIENPTkZJR19DUllQVE9fU1RBVFMgaXMgbm90IHNl dApDT05GSUdfQ1JZUFRPX0hBU0hfSU5GTz15CkNPTkZJR19DUllQVE9fSFc9eQpDT05GSUdfQ1JZ UFRPX0RFVl9QQURMT0NLPW0KQ09ORklHX0NSWVBUT19ERVZfUEFETE9DS19BRVM9bQpDT05GSUdf Q1JZUFRPX0RFVl9QQURMT0NLX1NIQT1tCkNPTkZJR19DUllQVE9fREVWX0NDUD15CkNPTkZJR19D UllQVE9fREVWX0NDUF9ERD1tCkNPTkZJR19DUllQVE9fREVWX1NQX0NDUD15CkNPTkZJR19DUllQ VE9fREVWX0NDUF9DUllQVE89bQpDT05GSUdfQ1JZUFRPX0RFVl9TUF9QU1A9eQpDT05GSUdfQ1JZ UFRPX0RFVl9RQVQ9bQpDT05GSUdfQ1JZUFRPX0RFVl9RQVRfREg4OTV4Q0M9bQpDT05GSUdfQ1JZ UFRPX0RFVl9RQVRfQzNYWFg9bQpDT05GSUdfQ1JZUFRPX0RFVl9RQVRfQzYyWD1tCkNPTkZJR19D UllQVE9fREVWX1FBVF9ESDg5NXhDQ1ZGPW0KQ09ORklHX0NSWVBUT19ERVZfUUFUX0MzWFhYVkY9 bQpDT05GSUdfQ1JZUFRPX0RFVl9RQVRfQzYyWFZGPW0KIyBDT05GSUdfQ1JZUFRPX0RFVl9OSVRS T1hfQ05ONTVYWCBpcyBub3Qgc2V0CkNPTkZJR19DUllQVE9fREVWX0NIRUxTSU89bQpDT05GSUdf Q1JZUFRPX0RFVl9WSVJUSU89bQpDT05GSUdfQVNZTU1FVFJJQ19LRVlfVFlQRT15CkNPTkZJR19B U1lNTUVUUklDX1BVQkxJQ19LRVlfU1VCVFlQRT15CiMgQ09ORklHX0FTWU1NRVRSSUNfVFBNX0tF WV9TVUJUWVBFIGlzIG5vdCBzZXQKQ09ORklHX1g1MDlfQ0VSVElGSUNBVEVfUEFSU0VSPXkKIyBD T05GSUdfUEtDUzhfUFJJVkFURV9LRVlfUEFSU0VSIGlzIG5vdCBzZXQKQ09ORklHX1BLQ1M3X01F U1NBR0VfUEFSU0VSPXkKIyBDT05GSUdfUEtDUzdfVEVTVF9LRVkgaXMgbm90IHNldApDT05GSUdf U0lHTkVEX1BFX0ZJTEVfVkVSSUZJQ0FUSU9OPXkKCiMKIyBDZXJ0aWZpY2F0ZXMgZm9yIHNpZ25h dHVyZSBjaGVja2luZwojCkNPTkZJR19NT0RVTEVfU0lHX0tFWT0iY2VydHMvc2lnbmluZ19rZXku cGVtIgpDT05GSUdfU1lTVEVNX1RSVVNURURfS0VZUklORz15CkNPTkZJR19TWVNURU1fVFJVU1RF RF9LRVlTPSIiCiMgQ09ORklHX1NZU1RFTV9FWFRSQV9DRVJUSUZJQ0FURSBpcyBub3Qgc2V0CiMg Q09ORklHX1NFQ09OREFSWV9UUlVTVEVEX0tFWVJJTkcgaXMgbm90IHNldApDT05GSUdfU1lTVEVN X0JMQUNLTElTVF9LRVlSSU5HPXkKQ09ORklHX1NZU1RFTV9CTEFDS0xJU1RfSEFTSF9MSVNUPSIi CkNPTkZJR19CSU5BUllfUFJJTlRGPXkKCiMKIyBMaWJyYXJ5IHJvdXRpbmVzCiMKQ09ORklHX1JB SUQ2X1BRPW0KQ09ORklHX1JBSUQ2X1BRX0JFTkNITUFSSz15CkNPTkZJR19CSVRSRVZFUlNFPXkK Q09ORklHX1JBVElPTkFMPXkKQ09ORklHX0dFTkVSSUNfU1RSTkNQWV9GUk9NX1VTRVI9eQpDT05G SUdfR0VORVJJQ19TVFJOTEVOX1VTRVI9eQpDT05GSUdfR0VORVJJQ19ORVRfVVRJTFM9eQpDT05G SUdfR0VORVJJQ19GSU5EX0ZJUlNUX0JJVD15CkNPTkZJR19HRU5FUklDX1BDSV9JT01BUD15CkNP TkZJR19HRU5FUklDX0lPTUFQPXkKQ09ORklHX0FSQ0hfVVNFX0NNUFhDSEdfTE9DS1JFRj15CkNP TkZJR19BUkNIX0hBU19GQVNUX01VTFRJUExJRVI9eQpDT05GSUdfQ1JDX0NDSVRUPXkKQ09ORklH X0NSQzE2PXkKQ09ORklHX0NSQ19UMTBESUY9eQpDT05GSUdfQ1JDX0lUVV9UPW0KQ09ORklHX0NS QzMyPXkKIyBDT05GSUdfQ1JDMzJfU0VMRlRFU1QgaXMgbm90IHNldApDT05GSUdfQ1JDMzJfU0xJ Q0VCWTg9eQojIENPTkZJR19DUkMzMl9TTElDRUJZNCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzMy X1NBUldBVEUgaXMgbm90IHNldAojIENPTkZJR19DUkMzMl9CSVQgaXMgbm90IHNldAojIENPTkZJ R19DUkM2NCBpcyBub3Qgc2V0CiMgQ09ORklHX0NSQzQgaXMgbm90IHNldAojIENPTkZJR19DUkM3 IGlzIG5vdCBzZXQKQ09ORklHX0xJQkNSQzMyQz1tCkNPTkZJR19DUkM4PW0KQ09ORklHX1hYSEFT SD15CiMgQ09ORklHX1JBTkRPTTMyX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX1pMSUJfSU5G TEFURT15CkNPTkZJR19aTElCX0RFRkxBVEU9eQpDT05GSUdfTFpPX0NPTVBSRVNTPXkKQ09ORklH X0xaT19ERUNPTVBSRVNTPXkKQ09ORklHX0xaNF9ERUNPTVBSRVNTPXkKQ09ORklHX1pTVERfQ09N UFJFU1M9bQpDT05GSUdfWlNURF9ERUNPTVBSRVNTPW0KQ09ORklHX1haX0RFQz15CkNPTkZJR19Y Wl9ERUNfWDg2PXkKQ09ORklHX1haX0RFQ19QT1dFUlBDPXkKQ09ORklHX1haX0RFQ19JQTY0PXkK Q09ORklHX1haX0RFQ19BUk09eQpDT05GSUdfWFpfREVDX0FSTVRIVU1CPXkKQ09ORklHX1haX0RF Q19TUEFSQz15CkNPTkZJR19YWl9ERUNfQkNKPXkKIyBDT05GSUdfWFpfREVDX1RFU1QgaXMgbm90 IHNldApDT05GSUdfREVDT01QUkVTU19HWklQPXkKQ09ORklHX0RFQ09NUFJFU1NfQlpJUDI9eQpD T05GSUdfREVDT01QUkVTU19MWk1BPXkKQ09ORklHX0RFQ09NUFJFU1NfWFo9eQpDT05GSUdfREVD T01QUkVTU19MWk89eQpDT05GSUdfREVDT01QUkVTU19MWjQ9eQpDT05GSUdfR0VORVJJQ19BTExP Q0FUT1I9eQpDT05GSUdfUkVFRF9TT0xPTU9OPW0KQ09ORklHX1JFRURfU09MT01PTl9FTkM4PXkK Q09ORklHX1JFRURfU09MT01PTl9ERUM4PXkKQ09ORklHX1RFWFRTRUFSQ0g9eQpDT05GSUdfVEVY VFNFQVJDSF9LTVA9bQpDT05GSUdfVEVYVFNFQVJDSF9CTT1tCkNPTkZJR19URVhUU0VBUkNIX0ZT TT1tCkNPTkZJR19CVFJFRT15CkNPTkZJR19JTlRFUlZBTF9UUkVFPXkKQ09ORklHX1hBUlJBWV9N VUxUST15CkNPTkZJR19BU1NPQ0lBVElWRV9BUlJBWT15CkNPTkZJR19IQVNfSU9NRU09eQpDT05G SUdfSEFTX0lPUE9SVF9NQVA9eQpDT05GSUdfSEFTX0RNQT15CkNPTkZJR19ORUVEX1NHX0RNQV9M RU5HVEg9eQpDT05GSUdfTkVFRF9ETUFfTUFQX1NUQVRFPXkKQ09ORklHX0FSQ0hfRE1BX0FERFJf VF82NEJJVD15CkNPTkZJR19ETUFfREVDTEFSRV9DT0hFUkVOVD15CkNPTkZJR19TV0lPVExCPXkK Q09ORklHX0RNQV9DTUE9eQoKIwojIERlZmF1bHQgY29udGlndW91cyBtZW1vcnkgYXJlYSBzaXpl OgojCkNPTkZJR19DTUFfU0laRV9NQllURVM9MjAwCkNPTkZJR19DTUFfU0laRV9TRUxfTUJZVEVT PXkKIyBDT05GSUdfQ01BX1NJWkVfU0VMX1BFUkNFTlRBR0UgaXMgbm90IHNldAojIENPTkZJR19D TUFfU0laRV9TRUxfTUlOIGlzIG5vdCBzZXQKIyBDT05GSUdfQ01BX1NJWkVfU0VMX01BWCBpcyBu b3Qgc2V0CkNPTkZJR19DTUFfQUxJR05NRU5UPTgKIyBDT05GSUdfRE1BX0FQSV9ERUJVRyBpcyBu b3Qgc2V0CkNPTkZJR19TR0xfQUxMT0M9eQpDT05GSUdfSU9NTVVfSEVMUEVSPXkKQ09ORklHX0NI RUNLX1NJR05BVFVSRT15CkNPTkZJR19DUFVNQVNLX09GRlNUQUNLPXkKQ09ORklHX0NQVV9STUFQ PXkKQ09ORklHX0RRTD15CkNPTkZJR19HTE9CPXkKIyBDT05GSUdfR0xPQl9TRUxGVEVTVCBpcyBu b3Qgc2V0CkNPTkZJR19OTEFUVFI9eQpDT05GSUdfQ0xaX1RBQj15CkNPTkZJR19DT1JESUM9bQoj IENPTkZJR19ERFIgaXMgbm90IHNldApDT05GSUdfSVJRX1BPTEw9eQpDT05GSUdfTVBJTElCPXkK Q09ORklHX1NJR05BVFVSRT15CkNPTkZJR19PSURfUkVHSVNUUlk9eQpDT05GSUdfVUNTMl9TVFJJ Tkc9eQpDT05GSUdfRk9OVF9TVVBQT1JUPXkKIyBDT05GSUdfRk9OVFMgaXMgbm90IHNldApDT05G SUdfRk9OVF84eDg9eQpDT05GSUdfRk9OVF84eDE2PXkKQ09ORklHX1NHX1BPT0w9eQpDT05GSUdf QVJDSF9IQVNfUE1FTV9BUEk9eQpDT05GSUdfQVJDSF9IQVNfVUFDQ0VTU19GTFVTSENBQ0hFPXkK Q09ORklHX0FSQ0hfSEFTX1VBQ0NFU1NfTUNTQUZFPXkKQ09ORklHX1NCSVRNQVA9eQpDT05GSUdf UFJJTUVfTlVNQkVSUz1tCiMgQ09ORklHX1NUUklOR19TRUxGVEVTVCBpcyBub3Qgc2V0CgojCiMg S2VybmVsIGhhY2tpbmcKIwoKIwojIHByaW50ayBhbmQgZG1lc2cgb3B0aW9ucwojCkNPTkZJR19Q UklOVEtfVElNRT15CiMgQ09ORklHX1BSSU5US19DQUxMRVIgaXMgbm90IHNldApDT05GSUdfQ09O U09MRV9MT0dMRVZFTF9ERUZBVUxUPTcKQ09ORklHX0NPTlNPTEVfTE9HTEVWRUxfUVVJRVQ9NApD T05GSUdfTUVTU0FHRV9MT0dMRVZFTF9ERUZBVUxUPTQKQ09ORklHX0JPT1RfUFJJTlRLX0RFTEFZ PXkKQ09ORklHX0RZTkFNSUNfREVCVUc9eQoKIwojIENvbXBpbGUtdGltZSBjaGVja3MgYW5kIGNv bXBpbGVyIG9wdGlvbnMKIwpDT05GSUdfREVCVUdfSU5GTz15CkNPTkZJR19ERUJVR19JTkZPX1JF RFVDRUQ9eQojIENPTkZJR19ERUJVR19JTkZPX1NQTElUIGlzIG5vdCBzZXQKIyBDT05GSUdfREVC VUdfSU5GT19EV0FSRjQgaXMgbm90IHNldAojIENPTkZJR19HREJfU0NSSVBUUyBpcyBub3Qgc2V0 CkNPTkZJR19FTkFCTEVfTVVTVF9DSEVDSz15CkNPTkZJR19GUkFNRV9XQVJOPTIwNDgKQ09ORklH X1NUUklQX0FTTV9TWU1TPXkKIyBDT05GSUdfUkVBREFCTEVfQVNNIGlzIG5vdCBzZXQKIyBDT05G SUdfVU5VU0VEX1NZTUJPTFMgaXMgbm90IHNldApDT05GSUdfREVCVUdfRlM9eQpDT05GSUdfSEVB REVSU19DSEVDSz15CkNPTkZJR19ERUJVR19TRUNUSU9OX01JU01BVENIPXkKQ09ORklHX1NFQ1RJ T05fTUlTTUFUQ0hfV0FSTl9PTkxZPXkKQ09ORklHX1NUQUNLX1ZBTElEQVRJT049eQojIENPTkZJ R19ERUJVR19GT1JDRV9XRUFLX1BFUl9DUFUgaXMgbm90IHNldApDT05GSUdfTUFHSUNfU1lTUlE9 eQpDT05GSUdfTUFHSUNfU1lTUlFfREVGQVVMVF9FTkFCTEU9MHgxCkNPTkZJR19NQUdJQ19TWVNS UV9TRVJJQUw9eQpDT05GSUdfREVCVUdfS0VSTkVMPXkKCiMKIyBNZW1vcnkgRGVidWdnaW5nCiMK IyBDT05GSUdfUEFHRV9FWFRFTlNJT04gaXMgbm90IHNldAojIENPTkZJR19ERUJVR19QQUdFQUxM T0MgaXMgbm90IHNldAojIENPTkZJR19QQUdFX09XTkVSIGlzIG5vdCBzZXQKIyBDT05GSUdfUEFH RV9QT0lTT05JTkcgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19QQUdFX1JFRiBpcyBub3Qgc2V0 CkNPTkZJR19ERUJVR19ST0RBVEFfVEVTVD15CiMgQ09ORklHX0RFQlVHX09CSkVDVFMgaXMgbm90 IHNldAojIENPTkZJR19TTFVCX0RFQlVHX09OIGlzIG5vdCBzZXQKIyBDT05GSUdfU0xVQl9TVEFU UyBpcyBub3Qgc2V0CkNPTkZJR19IQVZFX0RFQlVHX0tNRU1MRUFLPXkKIyBDT05GSUdfREVCVUdf S01FTUxFQUsgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19TVEFDS19VU0FHRSBpcyBub3Qgc2V0 CiMgQ09ORklHX0RFQlVHX1ZNIGlzIG5vdCBzZXQKQ09ORklHX0FSQ0hfSEFTX0RFQlVHX1ZJUlRV QUw9eQojIENPTkZJR19ERUJVR19WSVJUVUFMIGlzIG5vdCBzZXQKQ09ORklHX0RFQlVHX01FTU9S WV9JTklUPXkKQ09ORklHX01FTU9SWV9OT1RJRklFUl9FUlJPUl9JTkpFQ1Q9bQojIENPTkZJR19E RUJVR19QRVJfQ1BVX01BUFMgaXMgbm90IHNldApDT05GSUdfSEFWRV9ERUJVR19TVEFDS09WRVJG TE9XPXkKQ09ORklHX0RFQlVHX1NUQUNLT1ZFUkZMT1c9eQpDT05GSUdfSEFWRV9BUkNIX0tBU0FO PXkKQ09ORklHX0NDX0hBU19LQVNBTl9HRU5FUklDPXkKIyBDT05GSUdfS0FTQU4gaXMgbm90IHNl dApDT05GSUdfS0FTQU5fU1RBQ0s9MQpDT05GSUdfQVJDSF9IQVNfS0NPVj15CkNPTkZJR19DQ19I QVNfU0FOQ09WX1RSQUNFX1BDPXkKIyBDT05GSUdfS0NPViBpcyBub3Qgc2V0CkNPTkZJR19ERUJV R19TSElSUT15CgojCiMgRGVidWcgTG9ja3VwcyBhbmQgSGFuZ3MKIwpDT05GSUdfTE9DS1VQX0RF VEVDVE9SPXkKQ09ORklHX1NPRlRMT0NLVVBfREVURUNUT1I9eQojIENPTkZJR19CT09UUEFSQU1f U09GVExPQ0tVUF9QQU5JQyBpcyBub3Qgc2V0CkNPTkZJR19CT09UUEFSQU1fU09GVExPQ0tVUF9Q QU5JQ19WQUxVRT0wCkNPTkZJR19IQVJETE9DS1VQX0RFVEVDVE9SX1BFUkY9eQpDT05GSUdfSEFS RExPQ0tVUF9DSEVDS19USU1FU1RBTVA9eQpDT05GSUdfSEFSRExPQ0tVUF9ERVRFQ1RPUj15CkNP TkZJR19CT09UUEFSQU1fSEFSRExPQ0tVUF9QQU5JQz15CkNPTkZJR19CT09UUEFSQU1fSEFSRExP Q0tVUF9QQU5JQ19WQUxVRT0xCiMgQ09ORklHX0RFVEVDVF9IVU5HX1RBU0sgaXMgbm90IHNldAoj IENPTkZJR19XUV9XQVRDSERPRyBpcyBub3Qgc2V0CkNPTkZJR19QQU5JQ19PTl9PT1BTPXkKQ09O RklHX1BBTklDX09OX09PUFNfVkFMVUU9MQpDT05GSUdfUEFOSUNfVElNRU9VVD0wCkNPTkZJR19T Q0hFRF9ERUJVRz15CkNPTkZJR19TQ0hFRF9JTkZPPXkKQ09ORklHX1NDSEVEU1RBVFM9eQojIENP TkZJR19TQ0hFRF9TVEFDS19FTkRfQ0hFQ0sgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19USU1F S0VFUElORyBpcyBub3Qgc2V0CgojCiMgTG9jayBEZWJ1Z2dpbmcgKHNwaW5sb2NrcywgbXV0ZXhl cywgZXRjLi4uKQojCkNPTkZJR19MT0NLX0RFQlVHR0lOR19TVVBQT1JUPXkKIyBDT05GSUdfUFJP VkVfTE9DS0lORyBpcyBub3Qgc2V0CiMgQ09ORklHX0xPQ0tfU1RBVCBpcyBub3Qgc2V0CiMgQ09O RklHX0RFQlVHX1JUX01VVEVYRVMgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19TUElOTE9DSyBp cyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX01VVEVYRVMgaXMgbm90IHNldAojIENPTkZJR19ERUJV R19XV19NVVRFWF9TTE9XUEFUSCBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX1JXU0VNUyBpcyBu b3Qgc2V0CiMgQ09ORklHX0RFQlVHX0xPQ0tfQUxMT0MgaXMgbm90IHNldApDT05GSUdfREVCVUdf QVRPTUlDX1NMRUVQPXkKIyBDT05GSUdfREVCVUdfTE9DS0lOR19BUElfU0VMRlRFU1RTIGlzIG5v dCBzZXQKQ09ORklHX0xPQ0tfVE9SVFVSRV9URVNUPW0KQ09ORklHX1dXX01VVEVYX1NFTEZURVNU PW0KQ09ORklHX1NUQUNLVFJBQ0U9eQojIENPTkZJR19XQVJOX0FMTF9VTlNFRURFRF9SQU5ET00g aXMgbm90IHNldAojIENPTkZJR19ERUJVR19LT0JKRUNUIGlzIG5vdCBzZXQKQ09ORklHX0RFQlVH X0JVR1ZFUkJPU0U9eQpDT05GSUdfREVCVUdfTElTVD15CiMgQ09ORklHX0RFQlVHX1BJX0xJU1Qg aXMgbm90IHNldAojIENPTkZJR19ERUJVR19TRyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX05P VElGSUVSUyBpcyBub3Qgc2V0CiMgQ09ORklHX0RFQlVHX0NSRURFTlRJQUxTIGlzIG5vdCBzZXQK CiMKIyBSQ1UgRGVidWdnaW5nCiMKQ09ORklHX1RPUlRVUkVfVEVTVD1tCkNPTkZJR19SQ1VfUEVS Rl9URVNUPW0KQ09ORklHX1JDVV9UT1JUVVJFX1RFU1Q9bQpDT05GSUdfUkNVX0NQVV9TVEFMTF9U SU1FT1VUPTYwCiMgQ09ORklHX1JDVV9UUkFDRSBpcyBub3Qgc2V0CiMgQ09ORklHX1JDVV9FUVNf REVCVUcgaXMgbm90IHNldAojIENPTkZJR19ERUJVR19XUV9GT1JDRV9SUl9DUFUgaXMgbm90IHNl dAojIENPTkZJR19ERUJVR19CTE9DS19FWFRfREVWVCBpcyBub3Qgc2V0CiMgQ09ORklHX0NQVV9I T1RQTFVHX1NUQVRFX0NPTlRST0wgaXMgbm90IHNldApDT05GSUdfTk9USUZJRVJfRVJST1JfSU5K RUNUSU9OPW0KQ09ORklHX1BNX05PVElGSUVSX0VSUk9SX0lOSkVDVD1tCiMgQ09ORklHX05FVERF Vl9OT1RJRklFUl9FUlJPUl9JTkpFQ1QgaXMgbm90IHNldApDT05GSUdfRlVOQ1RJT05fRVJST1Jf SU5KRUNUSU9OPXkKQ09ORklHX0ZBVUxUX0lOSkVDVElPTj15CiMgQ09ORklHX0ZBSUxTTEFCIGlz IG5vdCBzZXQKIyBDT05GSUdfRkFJTF9QQUdFX0FMTE9DIGlzIG5vdCBzZXQKQ09ORklHX0ZBSUxf TUFLRV9SRVFVRVNUPXkKIyBDT05GSUdfRkFJTF9JT19USU1FT1VUIGlzIG5vdCBzZXQKIyBDT05G SUdfRkFJTF9GVVRFWCBpcyBub3Qgc2V0CkNPTkZJR19GQVVMVF9JTkpFQ1RJT05fREVCVUdfRlM9 eQojIENPTkZJR19GQUlMX0ZVTkNUSU9OIGlzIG5vdCBzZXQKIyBDT05GSUdfRkFJTF9NTUNfUkVR VUVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0xBVEVOQ1lUT1AgaXMgbm90IHNldApDT05GSUdfVVNF Ul9TVEFDS1RSQUNFX1NVUFBPUlQ9eQpDT05GSUdfTk9QX1RSQUNFUj15CkNPTkZJR19IQVZFX0ZV TkNUSU9OX1RSQUNFUj15CkNPTkZJR19IQVZFX0ZVTkNUSU9OX0dSQVBIX1RSQUNFUj15CkNPTkZJ R19IQVZFX0RZTkFNSUNfRlRSQUNFPXkKQ09ORklHX0hBVkVfRFlOQU1JQ19GVFJBQ0VfV0lUSF9S RUdTPXkKQ09ORklHX0hBVkVfRlRSQUNFX01DT1VOVF9SRUNPUkQ9eQpDT05GSUdfSEFWRV9TWVND QUxMX1RSQUNFUE9JTlRTPXkKQ09ORklHX0hBVkVfRkVOVFJZPXkKQ09ORklHX0hBVkVfQ19SRUNP UkRNQ09VTlQ9eQpDT05GSUdfVFJBQ0VSX01BWF9UUkFDRT15CkNPTkZJR19UUkFDRV9DTE9DSz15 CkNPTkZJR19SSU5HX0JVRkZFUj15CkNPTkZJR19FVkVOVF9UUkFDSU5HPXkKQ09ORklHX0NPTlRF WFRfU1dJVENIX1RSQUNFUj15CkNPTkZJR19SSU5HX0JVRkZFUl9BTExPV19TV0FQPXkKQ09ORklH X1RSQUNJTkc9eQpDT05GSUdfR0VORVJJQ19UUkFDRVI9eQpDT05GSUdfVFJBQ0lOR19TVVBQT1JU PXkKQ09ORklHX0ZUUkFDRT15CkNPTkZJR19GVU5DVElPTl9UUkFDRVI9eQpDT05GSUdfRlVOQ1RJ T05fR1JBUEhfVFJBQ0VSPXkKIyBDT05GSUdfUFJFRU1QVElSUV9FVkVOVFMgaXMgbm90IHNldAoj IENPTkZJR19JUlFTT0ZGX1RSQUNFUiBpcyBub3Qgc2V0CkNPTkZJR19TQ0hFRF9UUkFDRVI9eQpD T05GSUdfSFdMQVRfVFJBQ0VSPXkKQ09ORklHX0ZUUkFDRV9TWVNDQUxMUz15CkNPTkZJR19UUkFD RVJfU05BUFNIT1Q9eQojIENPTkZJR19UUkFDRVJfU05BUFNIT1RfUEVSX0NQVV9TV0FQIGlzIG5v dCBzZXQKQ09ORklHX0JSQU5DSF9QUk9GSUxFX05PTkU9eQojIENPTkZJR19QUk9GSUxFX0FOTk9U QVRFRF9CUkFOQ0hFUyBpcyBub3Qgc2V0CiMgQ09ORklHX1BST0ZJTEVfQUxMX0JSQU5DSEVTIGlz IG5vdCBzZXQKQ09ORklHX1NUQUNLX1RSQUNFUj15CkNPTkZJR19CTEtfREVWX0lPX1RSQUNFPXkK Q09ORklHX0tQUk9CRV9FVkVOVFM9eQojIENPTkZJR19LUFJPQkVfRVZFTlRTX09OX05PVFJBQ0Ug aXMgbm90IHNldApDT05GSUdfVVBST0JFX0VWRU5UUz15CkNPTkZJR19CUEZfRVZFTlRTPXkKQ09O RklHX0RZTkFNSUNfRVZFTlRTPXkKQ09ORklHX1BST0JFX0VWRU5UUz15CkNPTkZJR19EWU5BTUlD X0ZUUkFDRT15CkNPTkZJR19EWU5BTUlDX0ZUUkFDRV9XSVRIX1JFR1M9eQpDT05GSUdfRlVOQ1RJ T05fUFJPRklMRVI9eQojIENPTkZJR19CUEZfS1BST0JFX09WRVJSSURFIGlzIG5vdCBzZXQKQ09O RklHX0ZUUkFDRV9NQ09VTlRfUkVDT1JEPXkKIyBDT05GSUdfRlRSQUNFX1NUQVJUVVBfVEVTVCBp cyBub3Qgc2V0CiMgQ09ORklHX01NSU9UUkFDRSBpcyBub3Qgc2V0CkNPTkZJR19UUkFDSU5HX01B UD15CkNPTkZJR19ISVNUX1RSSUdHRVJTPXkKIyBDT05GSUdfVFJBQ0VQT0lOVF9CRU5DSE1BUksg aXMgbm90IHNldApDT05GSUdfUklOR19CVUZGRVJfQkVOQ0hNQVJLPW0KIyBDT05GSUdfUklOR19C VUZGRVJfU1RBUlRVUF9URVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfUFJFRU1QVElSUV9ERUxBWV9U RVNUIGlzIG5vdCBzZXQKIyBDT05GSUdfVFJBQ0VfRVZBTF9NQVBfRklMRSBpcyBub3Qgc2V0CkNP TkZJR19UUkFDSU5HX0VWRU5UU19HUElPPXkKQ09ORklHX1BST1ZJREVfT0hDSTEzOTRfRE1BX0lO SVQ9eQpDT05GSUdfUlVOVElNRV9URVNUSU5HX01FTlU9eQojIENPTkZJR19MS0RUTSBpcyBub3Qg c2V0CiMgQ09ORklHX1RFU1RfTElTVF9TT1JUIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9TT1JU IGlzIG5vdCBzZXQKIyBDT05GSUdfS1BST0JFU19TQU5JVFlfVEVTVCBpcyBub3Qgc2V0CiMgQ09O RklHX0JBQ0tUUkFDRV9TRUxGX1RFU1QgaXMgbm90IHNldAojIENPTkZJR19SQlRSRUVfVEVTVCBp cyBub3Qgc2V0CiMgQ09ORklHX0lOVEVSVkFMX1RSRUVfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklH X1BFUkNQVV9URVNUIGlzIG5vdCBzZXQKQ09ORklHX0FUT01JQzY0X1NFTEZURVNUPXkKIyBDT05G SUdfQVNZTkNfUkFJRDZfVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX1RFU1RfSEVYRFVNUCBpcyBu b3Qgc2V0CiMgQ09ORklHX1RFU1RfU1RSSU5HX0hFTFBFUlMgaXMgbm90IHNldAojIENPTkZJR19U RVNUX0tTVFJUT1ggaXMgbm90IHNldApDT05GSUdfVEVTVF9QUklOVEY9bQpDT05GSUdfVEVTVF9C SVRNQVA9bQojIENPTkZJR19URVNUX0JJVEZJRUxEIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9V VUlEIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9YQVJSQVkgaXMgbm90IHNldAojIENPTkZJR19U RVNUX09WRVJGTE9XIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9SSEFTSFRBQkxFIGlzIG5vdCBz ZXQKIyBDT05GSUdfVEVTVF9IQVNIIGlzIG5vdCBzZXQKIyBDT05GSUdfVEVTVF9JREEgaXMgbm90 IHNldApDT05GSUdfVEVTVF9MS009bQojIENPTkZJR19URVNUX1ZNQUxMT0MgaXMgbm90IHNldApD T05GSUdfVEVTVF9VU0VSX0NPUFk9bQpDT05GSUdfVEVTVF9CUEY9bQojIENPTkZJR19GSU5EX0JJ VF9CRU5DSE1BUksgaXMgbm90IHNldApDT05GSUdfVEVTVF9GSVJNV0FSRT1tCkNPTkZJR19URVNU X1NZU0NUTD1tCiMgQ09ORklHX1RFU1RfVURFTEFZIGlzIG5vdCBzZXQKQ09ORklHX1RFU1RfU1RB VElDX0tFWVM9bQpDT05GSUdfVEVTVF9LTU9EPW0KIyBDT05GSUdfVEVTVF9NRU1DQVRfUCBpcyBu b3Qgc2V0CkNPTkZJR19URVNUX0xJVkVQQVRDSD1tCiMgQ09ORklHX1RFU1RfU1RBQ0tJTklUIGlz IG5vdCBzZXQKIyBDT05GSUdfTUVNVEVTVCBpcyBub3Qgc2V0CiMgQ09ORklHX0JVR19PTl9EQVRB X0NPUlJVUFRJT04gaXMgbm90IHNldAojIENPTkZJR19TQU1QTEVTIGlzIG5vdCBzZXQKQ09ORklH X0hBVkVfQVJDSF9LR0RCPXkKIyBDT05GSUdfS0dEQiBpcyBub3Qgc2V0CkNPTkZJR19BUkNIX0hB U19VQlNBTl9TQU5JVElaRV9BTEw9eQojIENPTkZJR19VQlNBTiBpcyBub3Qgc2V0CkNPTkZJR19V QlNBTl9BTElHTk1FTlQ9eQpDT05GSUdfQVJDSF9IQVNfREVWTUVNX0lTX0FMTE9XRUQ9eQpDT05G SUdfU1RSSUNUX0RFVk1FTT15CiMgQ09ORklHX0lPX1NUUklDVF9ERVZNRU0gaXMgbm90IHNldApD T05GSUdfVFJBQ0VfSVJRRkxBR1NfU1VQUE9SVD15CkNPTkZJR19FQVJMWV9QUklOVEtfVVNCPXkK Q09ORklHX1g4Nl9WRVJCT1NFX0JPT1RVUD15CkNPTkZJR19FQVJMWV9QUklOVEs9eQpDT05GSUdf RUFSTFlfUFJJTlRLX0RCR1A9eQojIENPTkZJR19FQVJMWV9QUklOVEtfVVNCX1hEQkMgaXMgbm90 IHNldAojIENPTkZJR19YODZfUFREVU1QIGlzIG5vdCBzZXQKIyBDT05GSUdfRUZJX1BHVF9EVU1Q IGlzIG5vdCBzZXQKIyBDT05GSUdfREVCVUdfV1ggaXMgbm90IHNldApDT05GSUdfRE9VQkxFRkFV TFQ9eQojIENPTkZJR19ERUJVR19UTEJGTFVTSCBpcyBub3Qgc2V0CiMgQ09ORklHX0lPTU1VX0RF QlVHIGlzIG5vdCBzZXQKQ09ORklHX0hBVkVfTU1JT1RSQUNFX1NVUFBPUlQ9eQpDT05GSUdfWDg2 X0RFQ09ERVJfU0VMRlRFU1Q9eQpDT05GSUdfSU9fREVMQVlfVFlQRV8wWDgwPTAKQ09ORklHX0lP X0RFTEFZX1RZUEVfMFhFRD0xCkNPTkZJR19JT19ERUxBWV9UWVBFX1VERUxBWT0yCkNPTkZJR19J T19ERUxBWV9UWVBFX05PTkU9MwpDT05GSUdfSU9fREVMQVlfMFg4MD15CiMgQ09ORklHX0lPX0RF TEFZXzBYRUQgaXMgbm90IHNldAojIENPTkZJR19JT19ERUxBWV9VREVMQVkgaXMgbm90IHNldAoj IENPTkZJR19JT19ERUxBWV9OT05FIGlzIG5vdCBzZXQKQ09ORklHX0RFRkFVTFRfSU9fREVMQVlf VFlQRT0wCkNPTkZJR19ERUJVR19CT09UX1BBUkFNUz15CiMgQ09ORklHX0NQQV9ERUJVRyBpcyBu b3Qgc2V0CkNPTkZJR19PUFRJTUlaRV9JTkxJTklORz15CiMgQ09ORklHX0RFQlVHX0VOVFJZIGlz IG5vdCBzZXQKIyBDT05GSUdfREVCVUdfTk1JX1NFTEZURVNUIGlzIG5vdCBzZXQKQ09ORklHX1g4 Nl9ERUJVR19GUFU9eQojIENPTkZJR19QVU5JVF9BVE9NX0RFQlVHIGlzIG5vdCBzZXQKQ09ORklH X1VOV0lOREVSX09SQz15CiMgQ09ORklHX1VOV0lOREVSX0ZSQU1FX1BPSU5URVIgaXMgbm90IHNl dAojIENPTkZJR19VTldJTkRFUl9HVUVTUyBpcyBub3Qgc2V0Cg== --===============2088503907935385343== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job-script.ksh" IyEvYmluL3NoCgpleHBvcnRfdG9wX2VudigpCnsKCWV4cG9ydCBzdWl0ZT0ndm0tc2NhbGFiaWxp dHknCglleHBvcnQgdGVzdGNhc2U9J3ZtLXNjYWxhYmlsaXR5JwoJZXhwb3J0IGNhdGVnb3J5PSdi ZW5jaG1hcmsnCglleHBvcnQgcnVudGltZT0zMDAKCWV4cG9ydCBzaXplPQoJZXhwb3J0IGpvYl9v cmlnaW49Jy9sa3AvbGtwLy5zcmMtMjAxOTA0MTEtMDg1NTA3L2FsbG90L2N5Y2xpYzpwMTpsaW51 eC1kZXZlbDpkZXZlbC1ob3VybHkvbGtwLWJkdy1leDIvdm0tc2NhbGFiaWxpdHkueWFtbCcKCWV4 cG9ydCBxdWV1ZV9jbWRsaW5lX2tleXM9J2JyYW5jaApjb21taXQnCglleHBvcnQgcXVldWU9J3Zh bGlkYXRlJwoJZXhwb3J0IHRlc3Rib3g9J2xrcC1iZHctZXgyJwoJZXhwb3J0IHRib3hfZ3JvdXA9 J2xrcC1iZHctZXgyJwoJZXhwb3J0IHN1Ym1pdF9pZD0nNWNjMjNiMTAwYjlhOTNkYmZmMzFhN2I3 JwoJZXhwb3J0IGpvYl9maWxlPScvbGtwL2pvYnMvc2NoZWR1bGVkL2xrcC1iZHctZXgyL3ZtLXNj YWxhYmlsaXR5LXBlcmZvcm1hbmNlLTMwMHMtc21hbGwtYWxsb2NzLXVjb2RlPTB4YjAwMDAyZS1k ZWJpLTIwMTkwNDI2LTU2MzE5LXl2Nmljay0yLnlhbWwnCglleHBvcnQgaWQ9J2U3YjcxMTJmZDA3 OTAzYWMzMDBhZDA0OGY0MTdmMTYwOTI1MmM3YjcnCglleHBvcnQgcXVldWVyX3ZlcnNpb249Jy9s a3AvbGtwLy5zcmMtMjAxOTA0MjUtMTQyNzA2JwoJZXhwb3J0IGFyY2g9J3g4Nl82NCcKCWV4cG9y dCBuZWVkX2tjb25maWc9J0NPTkZJR19CTEtfREVWX0xPT1AnCglleHBvcnQgY29tbWl0PSdlNTk3 MTA3NjBhODU3NzQ1YTE3ZTAyODNjN2JhMzRlNjlmOTM3MTFmJwoJZXhwb3J0IGtjb25maWc9J3g4 Nl82NC1yaGVsLTcuNicKCWV4cG9ydCBjb21waWxlcj0nZ2NjLTcnCglleHBvcnQgcm9vdGZzPSdk ZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6JwoJZXhwb3J0IGVucXVldWVfdGltZT0nMjAxOS0w NC0yNiAwNjo1NjoyMCArMDgwMCcKCWV4cG9ydCBfaWQ9JzVjYzIzYjE0MGI5YTkzZGJmZjMxYTdi OCcKCWV4cG9ydCBfcnQ9Jy9yZXN1bHQvdm0tc2NhbGFiaWxpdHkvcGVyZm9ybWFuY2UtMzAwcy1z bWFsbC1hbGxvY3MtdWNvZGU9MHhiMDAwMDJlL2xrcC1iZHctZXgyL2RlYmlhbi14ODZfNjQtMjAx OC0wNC0wMy5jZ3oveDg2XzY0LXJoZWwtNy42L2djYy03L2U1OTcxMDc2MGE4NTc3NDVhMTdlMDI4 M2M3YmEzNGU2OWY5MzcxMWYnCglleHBvcnQgdXNlcj0nbGtwJwoJZXhwb3J0IGhlYWRfY29tbWl0 PScxM2U3YTkwMzViMmYyYzcyMjhhMzc4ZmYzNzNlOGEzZTYxNTA3ZGFjJwoJZXhwb3J0IGJhc2Vf Y29tbWl0PScxNWFkZTVkMmU3Nzc1NjY3Y2YxOTFjZjJmOTQzMjdhNDg4OWY4YjlkJwoJZXhwb3J0 IGJyYW5jaD0nbGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5LTIwMTkwNDExMTknCglleHBvcnQgcmVz dWx0X3Jvb3Q9Jy9yZXN1bHQvdm0tc2NhbGFiaWxpdHkvcGVyZm9ybWFuY2UtMzAwcy1zbWFsbC1h bGxvY3MtdWNvZGU9MHhiMDAwMDJlL2xrcC1iZHctZXgyL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0w My5jZ3oveDg2XzY0LXJoZWwtNy42L2djYy03L2U1OTcxMDc2MGE4NTc3NDVhMTdlMDI4M2M3YmEz NGU2OWY5MzcxMWYvMycKCWV4cG9ydCBzY2hlZHVsZXJfdmVyc2lvbj0nL2xrcC9sa3AvLnNyYy0y MDE5MDQyNS0yMjU5MTEnCglleHBvcnQgTEtQX1NFUlZFUj0naW5uJwoJZXhwb3J0IG1heF91cHRp bWU9MTUwMAoJZXhwb3J0IGluaXRyZD0nL29zaW1hZ2UvZGViaWFuL2RlYmlhbi14ODZfNjQtMjAx OC0wNC0wMy5jZ3onCglleHBvcnQgYm9vdGxvYWRlcl9hcHBlbmQ9J3Jvb3Q9L2Rldi9yYW0wCnVz ZXI9bGtwCmpvYj0vbGtwL2pvYnMvc2NoZWR1bGVkL2xrcC1iZHctZXgyL3ZtLXNjYWxhYmlsaXR5 LXBlcmZvcm1hbmNlLTMwMHMtc21hbGwtYWxsb2NzLXVjb2RlPTB4YjAwMDAyZS1kZWJpLTIwMTkw NDI2LTU2MzE5LXl2Nmljay0yLnlhbWwKQVJDSD14ODZfNjQKa2NvbmZpZz14ODZfNjQtcmhlbC03 LjYKYnJhbmNoPWxpbnV4LWRldmVsL2RldmVsLWhvdXJseS0yMDE5MDQxMTE5CmNvbW1pdD1lNTk3 MTA3NjBhODU3NzQ1YTE3ZTAyODNjN2JhMzRlNjlmOTM3MTFmCkJPT1RfSU1BR0U9L3BrZy9saW51 eC94ODZfNjQtcmhlbC03LjYvZ2NjLTcvZTU5NzEwNzYwYTg1Nzc0NWExN2UwMjgzYzdiYTM0ZTY5 ZjkzNzExZi92bWxpbnV6LTUuMS4wLXJjNC0wMDA3Ni1nZTU5NzEwNwptYXhfdXB0aW1lPTE1MDAK UkVTVUxUX1JPT1Q9L3Jlc3VsdC92bS1zY2FsYWJpbGl0eS9wZXJmb3JtYW5jZS0zMDBzLXNtYWxs LWFsbG9jcy11Y29kZT0weGIwMDAwMmUvbGtwLWJkdy1leDIvZGViaWFuLXg4Nl82NC0yMDE4LTA0 LTAzLmNnei94ODZfNjQtcmhlbC03LjYvZ2NjLTcvZTU5NzEwNzYwYTg1Nzc0NWExN2UwMjgzYzdi YTM0ZTY5ZjkzNzExZi8zCkxLUF9TRVJWRVI9aW5uCmRlYnVnCmFwaWM9ZGVidWcKc3lzcnFfYWx3 YXlzX2VuYWJsZWQKcmN1cGRhdGUucmN1X2NwdV9zdGFsbF90aW1lb3V0PTEwMApuZXQuaWZuYW1l cz0wCnByaW50ay5kZXZrbXNnPW9uCnBhbmljPS0xCnNvZnRsb2NrdXBfcGFuaWM9MQpubWlfd2F0 Y2hkb2c9cGFuaWMKb29wcz1wYW5pYwpsb2FkX3JhbWRpc2s9Mgpwcm9tcHRfcmFtZGlzaz0wCmRy YmQubWlub3JfY291bnQ9OApzeXN0ZW1kLmxvZ19sZXZlbD1lcnIKaWdub3JlX2xvZ2xldmVsCmNv bnNvbGU9dHR5MAplYXJseXByaW50az10dHlTMCwxMTUyMDAKY29uc29sZT10dHlTMCwxMTUyMDAK dmdhPW5vcm1hbApydycKCWV4cG9ydCBtb2R1bGVzX2luaXRyZD0nL3BrZy9saW51eC94ODZfNjQt cmhlbC03LjYvZ2NjLTcvZTU5NzEwNzYwYTg1Nzc0NWExN2UwMjgzYzdiYTM0ZTY5ZjkzNzExZi9t b2R1bGVzLmNneicKCWV4cG9ydCBibV9pbml0cmQ9Jy9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82 NC0yMDE4LTA0LTAzLmNnei9ydW4taXBjb25maWdfMjAxOC0wNC0wMy5jZ3osL29zaW1hZ2UvZGVw cy9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L2xrcF8yMDE5LTA0LTI0LmNneiwvb3NpbWFn ZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovcnN5bmMtcm9vdGZzXzIwMTgtMDQt MDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNnei9wZXJmXzIw MTktMDQtMjQuY2d6LC9vc2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L3Bl cmYteDg2XzY0LTA4NWI3NzU1ODA4YV8yMDE5LTA0LTIzLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlh bi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovdm0tc2NhbGFiaWxpdHlfMjAxOS0wNC0yNC5jZ3osL29z aW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovdm0tc2NhbGFiaWxpdHkteDg2 XzY0LTYzMjgxNTJfMjAxOS0wNC0yNS5jZ3osL29zaW1hZ2UvcGtnL2NvbW1vbi92bS1zY2FsYWJp bGl0eS14ODZfNjQuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNn ei9tcHN0YXRfMjAxOS0wNC0yNC5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgt MDQtMDMuY2d6L3R1cmJvc3RhdF8yMDE4LTA1LTE3LmNneiwvb3NpbWFnZS9wa2cvZGViaWFuLXg4 Nl82NC0yMDE4LTA0LTAzLmNnei90dXJib3N0YXQteDg2XzY0LWQ1MjU2YjJfMjAxOS0wNC0yNS5j Z3osL29zaW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovbXBzdGF0LXg4Nl82 NC1naXQtMV8yMDE5LTA0LTI1LmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxOC0w NC0wMy5jZ3ovaHdfMjAxOS0wNC0yNC5jZ3onCglleHBvcnQgbGtwX2luaXRyZD0nL2xrcC9sa3Av bGtwLXg4Nl82NC5jZ3onCglleHBvcnQgc2l0ZT0naW5uJwoJZXhwb3J0IExLUF9DR0lfUE9SVD04 MAoJZXhwb3J0IExLUF9DSUZTX1BPUlQ9MTM5CglleHBvcnQgcmVwZWF0X3RvPTQKCWV4cG9ydCBz Y2hlZHVsZV9ub3RpZnlfYWRkcmVzcz0KCWV4cG9ydCBtb2RlbD0nQnJvYWR3ZWxsLUVYJwoJZXhw b3J0IG5yX25vZGU9NAoJZXhwb3J0IG5yX2NwdT0xNjAKCWV4cG9ydCBtZW1vcnk9JzI1NkcnCgll eHBvcnQgbnJfc3NkX3BhcnRpdGlvbnM9MQoJZXhwb3J0IHNzZF9wYXJ0aXRpb25zPScvZGV2L252 bWUwbjFwKicKCWV4cG9ydCBzd2FwX3BhcnRpdGlvbnM9CglleHBvcnQgcm9vdGZzX3BhcnRpdGlv bj0nTEFCRUw9TEtQLVJPT1RGUycKCWV4cG9ydCBicmFuZD0nSW50ZWwoUikgWGVvbihSKSBDUFUg RTctODg5MCB2NCBAIDIuMjBHSHonCglleHBvcnQgdWNvZGU9JzB4YjAwMDAyZScKCWV4cG9ydCBr ZXJuZWw9Jy9wa2cvbGludXgveDg2XzY0LXJoZWwtNy42L2djYy03L2U1OTcxMDc2MGE4NTc3NDVh MTdlMDI4M2M3YmEzNGU2OWY5MzcxMWYvdm1saW51ei01LjEuMC1yYzQtMDAwNzYtZ2U1OTcxMDcn CglleHBvcnQgZGVxdWV1ZV90aW1lPScyMDE5LTA0LTI2IDA3OjEzOjI0ICswODAwJwoJZXhwb3J0 IGpvYl9pbml0cmQ9Jy9sa3Avam9icy9zY2hlZHVsZWQvbGtwLWJkdy1leDIvdm0tc2NhbGFiaWxp dHktcGVyZm9ybWFuY2UtMzAwcy1zbWFsbC1hbGxvY3MtdWNvZGU9MHhiMDAwMDJlLWRlYmktMjAx OTA0MjYtNTYzMTkteXY2aWNrLTIuY2d6JwoKCVsgLW4gIiRMS1BfU1JDIiBdIHx8CglleHBvcnQg TEtQX1NSQz0vbGtwLyR7dXNlcjotbGtwfS9zcmMKfQoKcnVuX2pvYigpCnsKCWVjaG8gJCQgPiAk VE1QL3J1bi1qb2IucGlkCgoJLiAkTEtQX1NSQy9saWIvaHR0cC5zaAoJLiAkTEtQX1NSQy9saWIv am9iLnNoCgkuICRMS1BfU1JDL2xpYi9lbnYuc2gKCglleHBvcnRfdG9wX2VudgoKCXJ1bl9zZXR1 cCAkTEtQX1NSQy9zZXR1cC9jcHVmcmVxX2dvdmVybm9yICdwZXJmb3JtYW5jZScKCglydW5fbW9u aXRvciAkTEtQX1NSQy9tb25pdG9ycy9uby1zdGRvdXQvd3JhcHBlciBwZXJmLXByb2ZpbGUKCXJ1 bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIga21zZwoJcnVuX21vbml0b3IgJExL UF9TUkMvbW9uaXRvcnMvbm8tc3Rkb3V0L3dyYXBwZXIgYm9vdC10aW1lCglydW5fbW9uaXRvciAk TEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIGlvc3RhdAoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9u aXRvcnMvd3JhcHBlciBoZWFydGJlYXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dy YXBwZXIgdm1zdGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIG51bWEt bnVtYXN0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgbnVtYS12bXN0 YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgbnVtYS1tZW1pbmZvCgly dW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIHByb2Mtdm1zdGF0CglydW5fbW9u aXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIHByb2Mtc3RhdAoJcnVuX21vbml0b3IgJExL UF9TUkMvbW9uaXRvcnMvd3JhcHBlciBtZW1pbmZvCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25p dG9ycy93cmFwcGVyIHNsYWJpbmZvCglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFw cGVyIGludGVycnVwdHMKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgbG9j a19zdGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIGxhdGVuY3lfc3Rh dHMKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgc29mdGlycXMKCXJ1bl9t b25pdG9yICRMS1BfU1JDL21vbml0b3JzL29uZS1zaG90L3dyYXBwZXIgYmRpX2Rldl9tYXBwaW5n CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIGRpc2tzdGF0cwoJcnVuX21v bml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBuZnNzdGF0CglydW5fbW9uaXRvciAkTEtQ X1NSQy9tb25pdG9ycy93cmFwcGVyIGNwdWlkbGUKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0 b3JzL3dyYXBwZXIgY3B1ZnJlcS1zdGF0cwoJcnVuX21vbml0b3IgJExLUF9TUkMvbW9uaXRvcnMv d3JhcHBlciB0dXJib3N0YXQKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIg c2NoZWRfZGVidWcKCXJ1bl9tb25pdG9yICRMS1BfU1JDL21vbml0b3JzL3dyYXBwZXIgcGVyZi1z dGF0CglydW5fbW9uaXRvciAkTEtQX1NSQy9tb25pdG9ycy93cmFwcGVyIG1wc3RhdAoJcnVuX21v bml0b3IgJExLUF9TUkMvbW9uaXRvcnMvd3JhcHBlciBvb20ta2lsbGVyCglydW5fbW9uaXRvciAk TEtQX1NSQy9tb25pdG9ycy9wbGFpbi93YXRjaGRvZwoKCXJ1bl90ZXN0IHRlc3Q9J3NtYWxsLWFs bG9jcycgJExLUF9TUkMvdGVzdHMvd3JhcHBlciB2bS1zY2FsYWJpbGl0eQp9CgpleHRyYWN0X3N0 YXRzKCkKewoJZXhwb3J0IHN0YXRzX3BhcnRfYmVnaW49CglleHBvcnQgc3RhdHNfcGFydF9lbmQ9 CgoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBwZXJmLXByb2ZpbGUKCSRMS1BfU1JDL3N0YXRzL3dy YXBwZXIgdm0tc2NhbGFiaWxpdHkKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIga21zZwoJJExLUF9T UkMvc3RhdHMvd3JhcHBlciBib290LXRpbWUKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgaW9zdGF0 CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIHZtc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBu dW1hLW51bWFzdGF0CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIG51bWEtdm1zdGF0CgkkTEtQX1NS Qy9zdGF0cy93cmFwcGVyIG51bWEtbWVtaW5mbwoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBwcm9j LXZtc3RhdAoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBtZW1pbmZvCgkkTEtQX1NSQy9zdGF0cy93 cmFwcGVyIHNsYWJpbmZvCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGludGVycnVwdHMKCSRMS1Bf U1JDL3N0YXRzL3dyYXBwZXIgbG9ja19zdGF0CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGxhdGVu Y3lfc3RhdHMKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgc29mdGlycXMKCSRMS1BfU1JDL3N0YXRz L3dyYXBwZXIgZGlza3N0YXRzCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIG5mc3N0YXQKCSRMS1Bf U1JDL3N0YXRzL3dyYXBwZXIgY3B1aWRsZQoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciB0dXJib3N0 YXQKCSRMS1BfU1JDL3N0YXRzL3dyYXBwZXIgc2NoZWRfZGVidWcKCSRMS1BfU1JDL3N0YXRzL3dy YXBwZXIgcGVyZi1zdGF0CgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIG1wc3RhdAoKCSRMS1BfU1JD L3N0YXRzL3dyYXBwZXIgdGltZSB2bS1zY2FsYWJpbGl0eS50aW1lCgkkTEtQX1NSQy9zdGF0cy93 cmFwcGVyIGRtZXNnCgkkTEtQX1NSQy9zdGF0cy93cmFwcGVyIGttc2cKCSRMS1BfU1JDL3N0YXRz L3dyYXBwZXIgbGFzdF9zdGF0ZQoJJExLUF9TUkMvc3RhdHMvd3JhcHBlciBzdGRlcnIKCSRMS1Bf U1JDL3N0YXRzL3dyYXBwZXIgdGltZQp9CgoiJEAiCg== --===============2088503907935385343== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="job.yaml" LS0tCgojISBqb2JzL3ZtLXNjYWxhYmlsaXR5LnlhbWwKc3VpdGU6IHZtLXNjYWxhYmlsaXR5CnRl c3RjYXNlOiB2bS1zY2FsYWJpbGl0eQpjYXRlZ29yeTogYmVuY2htYXJrCnBlcmYtcHJvZmlsZTog CnJ1bnRpbWU6IDMwMHMKc2l6ZTogCnZtLXNjYWxhYmlsaXR5OgogIHRlc3Q6IHNtYWxsLWFsbG9j cwpqb2Jfb3JpZ2luOiAiL2xrcC9sa3AvLnNyYy0yMDE5MDQxMS0wODU1MDcvYWxsb3QvY3ljbGlj OnAxOmxpbnV4LWRldmVsOmRldmVsLWhvdXJseS9sa3AtYmR3LWV4Mi92bS1zY2FsYWJpbGl0eS55 YW1sIgoKIyEgcXVldWUgb3B0aW9ucwpxdWV1ZV9jbWRsaW5lX2tleXM6Ci0gYnJhbmNoCi0gY29t bWl0CnF1ZXVlOiBiaXNlY3QKdGVzdGJveDogbGtwLWJkdy1leDIKdGJveF9ncm91cDogbGtwLWJk dy1leDIKc3VibWl0X2lkOiA1Y2MyMzIyMDBiOWE5MzNmYjgyZTE0M2UKam9iX2ZpbGU6ICIvbGtw L2pvYnMvc2NoZWR1bGVkL2xrcC1iZHctZXgyL3ZtLXNjYWxhYmlsaXR5LXBlcmZvcm1hbmNlLTMw MHMtc21hbGwtYWxsb2NzLXVjb2RlPTB4YjAwMDAyZS1kZWJpYW4tMjAxOTA0MjYtMTYzMTItMTd6 cml1NS0wLnlhbWwiCmlkOiBhY2NjZmY2MThhN2Y5ODk1N2ViMWU0NTBlYmVlMDE1MjY0YmU3ZmYw CnF1ZXVlcl92ZXJzaW9uOiAiL2xrcC9sa3AvLnNyYy0yMDE5MDQyNS0xNDI3MDYiCmFyY2g6IHg4 Nl82NAoKIyEgaG9zdHMvbGtwLWJkdy1leDIKCiMhIGluY2x1ZGUvY2F0ZWdvcnkvYmVuY2htYXJr Cmttc2c6IApib290LXRpbWU6IAppb3N0YXQ6IApoZWFydGJlYXQ6IAp2bXN0YXQ6IApudW1hLW51 bWFzdGF0OiAKbnVtYS12bXN0YXQ6IApudW1hLW1lbWluZm86IApwcm9jLXZtc3RhdDogCnByb2Mt c3RhdDogCm1lbWluZm86IApzbGFiaW5mbzogCmludGVycnVwdHM6IApsb2NrX3N0YXQ6IApsYXRl bmN5X3N0YXRzOiAKc29mdGlycXM6IApiZGlfZGV2X21hcHBpbmc6IApkaXNrc3RhdHM6IApuZnNz dGF0OiAKY3B1aWRsZTogCmNwdWZyZXEtc3RhdHM6IAp0dXJib3N0YXQ6IApzY2hlZF9kZWJ1Zzog CnBlcmYtc3RhdDogCm1wc3RhdDogCgojISBpbmNsdWRlL2NhdGVnb3J5L0FMTApjcHVmcmVxX2dv dmVybm9yOiBwZXJmb3JtYW5jZQoKIyEgaW5jbHVkZS92bS1zY2FsYWJpbGl0eQpuZWVkX2tjb25m aWc6IENPTkZJR19CTEtfREVWX0xPT1AKCiMhIGluY2x1ZGUvcXVldWUvY3ljbGljCmNvbW1pdDog ZTU5NzEwNzYwYTg1Nzc0NWExN2UwMjgzYzdiYTM0ZTY5ZjkzNzExZgoKIyEgZGVmYXVsdCBwYXJh bXMKa2NvbmZpZzogeDg2XzY0LXJoZWwtNy42CmNvbXBpbGVyOiBnY2MtNwpyb290ZnM6IGRlYmlh bi14ODZfNjQtMjAxOC0wNC0wMy5jZ3oKZW5xdWV1ZV90aW1lOiAyMDE5LTA0LTI2IDA2OjE4OjEz LjIxNDY4NTU2NyArMDg6MDAKX2lkOiA1Y2MyMzIyMDBiOWE5MzNmYjgyZTE0M2UKX3J0OiAiL3Jl c3VsdC92bS1zY2FsYWJpbGl0eS9wZXJmb3JtYW5jZS0zMDBzLXNtYWxsLWFsbG9jcy11Y29kZT0w eGIwMDAwMmUvbGtwLWJkdy1leDIvZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNnei94ODZfNjQt cmhlbC03LjYvZ2NjLTcvZTU5NzEwNzYwYTg1Nzc0NWExN2UwMjgzYzdiYTM0ZTY5ZjkzNzExZiIK CiMhIHNjaGVkdWxlIG9wdGlvbnMKdXNlcjogbGtwCmhlYWRfY29tbWl0OiAxM2U3YTkwMzViMmYy YzcyMjhhMzc4ZmYzNzNlOGEzZTYxNTA3ZGFjCmJhc2VfY29tbWl0OiAxNWFkZTVkMmU3Nzc1NjY3 Y2YxOTFjZjJmOTQzMjdhNDg4OWY4YjlkCmJyYW5jaDogbGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5 LTIwMTkwNDExMTkKcmVzdWx0X3Jvb3Q6ICIvcmVzdWx0L3ZtLXNjYWxhYmlsaXR5L3BlcmZvcm1h bmNlLTMwMHMtc21hbGwtYWxsb2NzLXVjb2RlPTB4YjAwMDAyZS9sa3AtYmR3LWV4Mi9kZWJpYW4t eDg2XzY0LTIwMTgtMDQtMDMuY2d6L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy9lNTk3MTA3NjBhODU3 NzQ1YTE3ZTAyODNjN2JhMzRlNjlmOTM3MTFmLzAiCnNjaGVkdWxlcl92ZXJzaW9uOiAiL2xrcC9s a3AvLnNyYy0yMDE5MDQyNS0yMjU5MTEiCkxLUF9TRVJWRVI6IGlubgptYXhfdXB0aW1lOiAxNTAw CmluaXRyZDogIi9vc2ltYWdlL2RlYmlhbi9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6Igpi b290bG9hZGVyX2FwcGVuZDoKLSByb290PS9kZXYvcmFtMAotIHVzZXI9bGtwCi0gam9iPS9sa3Av am9icy9zY2hlZHVsZWQvbGtwLWJkdy1leDIvdm0tc2NhbGFiaWxpdHktcGVyZm9ybWFuY2UtMzAw cy1zbWFsbC1hbGxvY3MtdWNvZGU9MHhiMDAwMDJlLWRlYmlhbi0yMDE5MDQyNi0xNjMxMi0xN3py aXU1LTAueWFtbAotIEFSQ0g9eDg2XzY0Ci0ga2NvbmZpZz14ODZfNjQtcmhlbC03LjYKLSBicmFu Y2g9bGludXgtZGV2ZWwvZGV2ZWwtaG91cmx5LTIwMTkwNDExMTkKLSBjb21taXQ9ZTU5NzEwNzYw YTg1Nzc0NWExN2UwMjgzYzdiYTM0ZTY5ZjkzNzExZgotIEJPT1RfSU1BR0U9L3BrZy9saW51eC94 ODZfNjQtcmhlbC03LjYvZ2NjLTcvZTU5NzEwNzYwYTg1Nzc0NWExN2UwMjgzYzdiYTM0ZTY5Zjkz NzExZi92bWxpbnV6LTUuMS4wLXJjNC0wMDA3Ni1nZTU5NzEwNwotIG1heF91cHRpbWU9MTUwMAot IFJFU1VMVF9ST09UPS9yZXN1bHQvdm0tc2NhbGFiaWxpdHkvcGVyZm9ybWFuY2UtMzAwcy1zbWFs bC1hbGxvY3MtdWNvZGU9MHhiMDAwMDJlL2xrcC1iZHctZXgyL2RlYmlhbi14ODZfNjQtMjAxOC0w NC0wMy5jZ3oveDg2XzY0LXJoZWwtNy42L2djYy03L2U1OTcxMDc2MGE4NTc3NDVhMTdlMDI4M2M3 YmEzNGU2OWY5MzcxMWYvMAotIExLUF9TRVJWRVI9aW5uCi0gZGVidWcKLSBhcGljPWRlYnVnCi0g c3lzcnFfYWx3YXlzX2VuYWJsZWQKLSByY3VwZGF0ZS5yY3VfY3B1X3N0YWxsX3RpbWVvdXQ9MTAw Ci0gbmV0LmlmbmFtZXM9MAotIHByaW50ay5kZXZrbXNnPW9uCi0gcGFuaWM9LTEKLSBzb2Z0bG9j a3VwX3BhbmljPTEKLSBubWlfd2F0Y2hkb2c9cGFuaWMKLSBvb3BzPXBhbmljCi0gbG9hZF9yYW1k aXNrPTIKLSBwcm9tcHRfcmFtZGlzaz0wCi0gZHJiZC5taW5vcl9jb3VudD04Ci0gc3lzdGVtZC5s b2dfbGV2ZWw9ZXJyCi0gaWdub3JlX2xvZ2xldmVsCi0gY29uc29sZT10dHkwCi0gZWFybHlwcmlu dGs9dHR5UzAsMTE1MjAwCi0gY29uc29sZT10dHlTMCwxMTUyMDAKLSB2Z2E9bm9ybWFsCi0gcncK bW9kdWxlc19pbml0cmQ6ICIvcGtnL2xpbnV4L3g4Nl82NC1yaGVsLTcuNi9nY2MtNy9lNTk3MTA3 NjBhODU3NzQ1YTE3ZTAyODNjN2JhMzRlNjlmOTM3MTFmL21vZHVsZXMuY2d6IgpibV9pbml0cmQ6 ICIvb3NpbWFnZS9kZXBzL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovcnVuLWlwY29uZmln XzIwMTgtMDQtMDMuY2d6LC9vc2ltYWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNn ei9sa3BfMjAxOS0wNC0yNC5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgtMDQt MDMuY2d6L3JzeW5jLXJvb3Rmc18yMDE4LTA0LTAzLmNneiwvb3NpbWFnZS9kZXBzL2RlYmlhbi14 ODZfNjQtMjAxOC0wNC0wMy5jZ3ovcGVyZl8yMDE5LTA0LTI0LmNneiwvb3NpbWFnZS9wa2cvZGVi aWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNnei9wZXJmLXg4Nl82NC0wODViNzc1NTgwOGFfMjAxOS0w NC0yMy5jZ3osL29zaW1hZ2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L3ZtLXNj YWxhYmlsaXR5XzIwMTktMDQtMjQuY2d6LC9vc2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0LTIwMTgt MDQtMDMuY2d6L3ZtLXNjYWxhYmlsaXR5LXg4Nl82NC02MzI4MTUyXzIwMTktMDQtMjUuY2d6LC9v c2ltYWdlL3BrZy9jb21tb24vdm0tc2NhbGFiaWxpdHkteDg2XzY0LmNneiwvb3NpbWFnZS9kZXBz L2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovbXBzdGF0XzIwMTktMDQtMjQuY2d6LC9vc2lt YWdlL2RlcHMvZGViaWFuLXg4Nl82NC0yMDE4LTA0LTAzLmNnei90dXJib3N0YXRfMjAxOC0wNS0x Ny5jZ3osL29zaW1hZ2UvcGtnL2RlYmlhbi14ODZfNjQtMjAxOC0wNC0wMy5jZ3ovdHVyYm9zdGF0 LXg4Nl82NC1kNTI1NmIyXzIwMTktMDQtMjUuY2d6LC9vc2ltYWdlL3BrZy9kZWJpYW4teDg2XzY0 LTIwMTgtMDQtMDMuY2d6L21wc3RhdC14ODZfNjQtZ2l0LTFfMjAxOS0wNC0yNS5jZ3osL29zaW1h Z2UvZGVwcy9kZWJpYW4teDg2XzY0LTIwMTgtMDQtMDMuY2d6L2h3XzIwMTktMDQtMjQuY2d6Igps a3BfaW5pdHJkOiAiL2xrcC9sa3AvbGtwLXg4Nl82NC5jZ3oiCnNpdGU6IGlubgoKIyEgL2xrcC9s a3AvLnNyYy0yMDE5MDQxMS0xOTU4NTAvaW5jbHVkZS9zaXRlL2lubgpMS1BfQ0dJX1BPUlQ6IDgw CkxLUF9DSUZTX1BPUlQ6IDEzOQpvb20ta2lsbGVyOiAKd2F0Y2hkb2c6IAoKIyEgcnVudGltZSBz dGF0dXMKcmVwZWF0X3RvOiAyCnNjaGVkdWxlX25vdGlmeV9hZGRyZXNzOiAKbW9kZWw6IEJyb2Fk d2VsbC1FWApucl9ub2RlOiA0Cm5yX2NwdTogMTYwCm1lbW9yeTogMjU2Rwpucl9zc2RfcGFydGl0 aW9uczogMQpzc2RfcGFydGl0aW9uczogIi9kZXYvbnZtZTBuMXAqIgpzd2FwX3BhcnRpdGlvbnM6 IApyb290ZnNfcGFydGl0aW9uOiBMQUJFTD1MS1AtUk9PVEZTCmJyYW5kOiBJbnRlbChSKSBYZW9u KFIpIENQVSBFNy04ODkwIHY0IEAgMi4yMEdIegp1Y29kZTogJzB4YjAwMDAyZScKCiMhIHVzZXIg b3ZlcnJpZGVzCmtlcm5lbDogIi9wa2cvbGludXgveDg2XzY0LXJoZWwtNy42L2djYy03L2U1OTcx MDc2MGE4NTc3NDVhMTdlMDI4M2M3YmEzNGU2OWY5MzcxMWYvdm1saW51ei01LjEuMC1yYzQtMDAw NzYtZ2U1OTcxMDciCmRlcXVldWVfdGltZTogMjAxOS0wNC0yNiAwNjoyNTowNS4xNTgyMTExNTcg KzA4OjAwCgojISAvbGtwL2xrcC8uc3JjLTIwMTkwNDI1LTIyNTkxMS9pbmNsdWRlL3NpdGUvaW5u CmpvYl9zdGF0ZTogd2dldF9rZXJuZWwK --===============2088503907935385343== Content-Type: text/plain MIME-Version: 1.0 Content-Transfer-Encoding: base64 Content-Disposition: attachment; filename="reproduce.ksh" CmZvciBjcHVfZGlyIGluIC9zeXMvZGV2aWNlcy9zeXN0ZW0vY3B1L2NwdVswLTldKgpkbwoJb25s aW5lX2ZpbGU9IiRjcHVfZGlyIi9vbmxpbmUKCVsgLWYgIiRvbmxpbmVfZmlsZSIgXSAmJiBbICIk KGNhdCAiJG9ubGluZV9maWxlIikiIC1lcSAwIF0gJiYgY29udGludWUKCglmaWxlPSIkY3B1X2Rp ciIvY3B1ZnJlcS9zY2FsaW5nX2dvdmVybm9yCglbIC1mICIkZmlsZSIgXSAmJiBlY2hvICJwZXJm b3JtYW5jZSIgPiAiJGZpbGUiCmRvbmUKCmNkIC9sa3AvYmVuY2htYXJrcy92bS1zY2FsYWJpbGl0 eQogbW91bnQgLXQgdG1wZnMgLW8gc2l6ZT0xMDAlIHZtLXNjYWxhYmlsaXR5LXRtcCAvdG1wL3Zt LXNjYWxhYmlsaXR5LXRtcAogdHJ1bmNhdGUgLXMgNTA3MDg3ODEwNTYwIC90bXAvdm0tc2NhbGFi aWxpdHktdG1wL3ZtLXNjYWxhYmlsaXR5LmltZwogbWtmcy54ZnMgLXEgL3RtcC92bS1zY2FsYWJp bGl0eS10bXAvdm0tc2NhbGFiaWxpdHkuaW1nCiBtb3VudCAtbyBsb29wIC90bXAvdm0tc2NhbGFi aWxpdHktdG1wL3ZtLXNjYWxhYmlsaXR5LmltZyAvdG1wL3ZtLXNjYWxhYmlsaXR5LXRtcC92bS1z Y2FsYWJpbGl0eQogLi9jYXNlLXNtYWxsLWFsbG9jcwogLi91c2VtZW0gLS1ydW50aW1lIDMwMCAt biAxOTIgLS1yZWFkb25seSAtLXVuaXQgNDA5NjAgMjI5MDY0OTIyNDUKIHVtb3VudCAvdG1wL3Zt LXNjYWxhYmlsaXR5LXRtcC92bS1zY2FsYWJpbGl0eQogcm0gL3RtcC92bS1zY2FsYWJpbGl0eS10 bXAvdm0tc2NhbGFiaWxpdHkuaW1nCiB1bW91bnQgL3RtcC92bS1zY2FsYWJpbGl0eS10bXAK --===============2088503907935385343==--